# 2.4 A 25Gb/s 5.8mW CMOS Equalizer

## Jun Won Jung, Behzad Razavi

## University of California, Los Angeles, CA

The power consumption of broadband receivers becomes particularly critical in multi-lane applications such as the 100 Gigabit Ethernet. However, the power-speed trade-off tends to intensify at higher rates, making it a greater challenge to reach the generally-accepted efficiency of 1mW/Gb/s. Prominent among the power-hungry receiver building blocks are the clock-and-data-recovery circuit, the deserializer, and the front-end equalizer. The use of charge-steering techniques has shown promise for the low-power implementation of the first two functions [1]. This paper introduces a half-rate 25Gb/s equalizer employing charge steering and achieving an efficiency of 0.232mW/Gb/s.

In addition to dealing with the generic delay bounds in direct or unrolled decision-feedback equalizers (DFEs), our architecture must also accommodate the return-to-zero (RZ) format inherent in certain charge-steering topologies [1]. Shown in Fig. 2.4.1. the overall system consists of a continuous-time linear equalizer (CTLE), a 1-to-2 demultiplexer (DMUX<sub>1</sub>), and two half-rate/quarter-rate (HRQR) paths. Each path includes a summer, another level of demultiplexing (by means of charge-steering latches  $L_1\text{-}L_2$  or  $L_3\text{-}L_4),$  and one more set of latches  $(L_5-L_6 \text{ or } L_7-L_8)$ . Operating with complementary clocks at 6.25GHz,  $L_1$  and  $L_2$ alternately apply their RZ outputs to the summer in the other path, thus realizing the first tap. This summer internally multiplexes the two data streams received from L<sub>1</sub> and L<sub>2</sub> and combines the result with the incoming data. This DMUX/MUX sequence ensures that the feedback information reaching the summing junction is correct and complete even though the RZ outputs of L1-L2 (or L3-L4) are reset for half a cycle. The second tap operates in a similar manner: charge-steering latches L<sub>5</sub>-L<sub>6</sub> (or L<sub>7</sub>-L<sub>8</sub>) sample the demultiplexed data using the Q output of the divider and apply the results to the summer.

The architecture of Fig. 2.4.1 merits three remarks. First, while demultiplexing before the DFE is attractive [2], such a DMUX must maintain some linearity so as not to irreversibly corrupt the received dispersed data. For example, the designs in [2,3] employ simple passive samplers for this purpose. Second, this architecture merges the feedback MUX with the tap differential pairs within the summers, relaxing the loop timing. Third, to achieve low power consumption while generating quadrature phases, the divide-by-two circuit is based on the topology described in [1].

Figure 2.4.2 shows the implementation of the front-end. The one-stage CTLE incorporates degeneration to create a maximum high-frequency boost of 8dB as well as inductive peaking to drive the DMUX with sufficient bandwidth. This stage also realizes offset cancellation by imbalancing the tail currents and without adding devices in the signal path.

The DMUX employs passive switching but also boosts the sampled signal level by 6dB through the use of a regenerative charge-steering pair. With a 1dB-compression point of  $180mV_{pp}$ , this pair exhibits enough linearity for the odd and even DFEs to equalize the dispersed signal. Note that DMUX<sub>1</sub> delivers NRZ outputs because the cross-coupled charge-steering latches merge the reset and sampling phases [1].

Figure 2.4.3 presents the implementation of one half-rate/quarter-rate path (excluding tap 2 and RZ/NRZ conversion). The summing junction is driven by the input stage (running at 12.5Gb/s) and differential pairs comprising tap 1 and tap 2 (not shown), all of which steer charge and produce a single-ended output swing of about 150mV<sub>pp</sub>. The output is applied to the charge-steering DMUX consisting of L<sub>1</sub> and L<sub>2</sub>.

We note several attributes of the circuit in Fig. 2.4.3. First, the charge-steering stages, and in particular the input pair, briefly draw a packet of charge and remain off for the rest of the time, dissipating low power and allowing operation across a wide frequency range. By contrast, integrating or dynamic summers [3,4] pull a continuous current from the output nodes for half a cycle, potentially consuming high power and making it difficult to run at different rates. Second, the degeneration network in the input pair also provides some linear equalization. Third, the cross-coupled PMOS pair tied to X and Y in Fig. 2.4.3 prevents collapse of these nodes when both tap 1 and tap 2 branches draw charge. Applied to all of the stages, this technique also increases the output swing by restoring the high level to V<sub>DD</sub>. Fourth, the coefficients are adjusted by varying the tail capacitances in 25 discrete steps in tap 1 (and 10 in tap 2). Fifth, the multiplexing of the feedback components is accomplished through gating the tails in Fig. 2.4.3 by the 6.25GHz clock.

To ensure sufficient hold time throughout the cascade  $L_1-L_8$ , the quadrature phases of the 6.25GHz clock alternately sample the signals. The RZ/NRZ conversion circuit incorporates clocked comparators and RS latches similar to that in [1].

The equalizer is fabricated in TSMC's 45nm digital CMOS technology. Figure 2.4.7 shows the die core, which measures  $100 \times 100 \mu m^2$ . The circuit is tested with a channel having a loss of 24dB at 12.5GHz. Figure 4 shows the received and output eye diagrams. The bit-error rate (BER) in this case is below  $10^{-12}$ . Figure 2.4.5 plots the BER as a function of the external clock phase, revealing an eye opening of approximately 0.44UI. Since the input PRBS generator has a peak-to-peak jitter of about 7ps, an opening of about 0.18UI is lost.

Figure 2.4.6 summarizes the measured performance of the equalizer and compares it with that of prior art. The circuit consumes 5.8mW, of which 2.44mW is drawn by the CTLE, 1.25mW by the divide-by-2 circuit, and 2.11mW by the two HRQR paths. We note that [6] compensates for 10dB of loss and achieves an eye opening of 0.11UI for BER =  $10^{-9}$ .

#### Acknowledgments:

This research was supported by Texas Instruments and Realtek Semiconductor. The authors are grateful to the TSMC University Shuttle Program for chip fabrication.

#### References:

[1] J. W. Jung and B. Razavi, "A 25-Gb/s 5-mW CDR/Deserializer," IEEE J. Solid-State Circuits, vol. 48, pp. 684-697, Mar., 2013.

[2] K. J. Wong et al., "A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver With a 2-Tap DFE Using Soft Decisions," IEEE *J. Solid-State Circuits*, vol. 42, pp. 881-888 Apr., 2007.

[3] A. Agrawal et al., "A 19Gb/s Serial Link Receiver with Both 4-Tap FFE and 5-Tap DFE Functions in 45nm SOI CMOS," IEEE *ISSCC Dig. Tech. Papers*, Feb 2012, pp. 134-135.

[4] J. Bulzacchelli et al., "A 28 Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32 nm SOI CMOS technology," IEEE *ISSCC Dig. Tech. Papers*, Feb 2012, pp. 324-325.

[5] K. Jung et al., "A 0.94mW/Gb/s 22Gb/s 2-Tap Partial-Response DFE Receiver in 40nm LP CMOS," IEEE *ISSCC Dig. Tech. Papers*, Feb 2013, pp. 42-43.

[6] K. Kaviani et al., "A 27 Gb/s 0.41-mW/Gb/s 1-Tap Predictive Decision Feedback Equalizer in 40-nm Low-Power CMOS," IEEE *CICC*, Sep 2012.

[7] J. E. Proesel and T. O. Dickson, "A 20-Gb/s, 0.66-pJ/bit Serial Receiver with 2-Stage Continuous-Time Linear Equalizer and 1-Tap Decision Feedback Equalizer in 45nm SOI CMOS," IEEE *Symp. VLSI Circuits*, Jun 2011, pp. 206-207.



2

ISSCC 2014 / February 10, 2014 / 3:15 PM

# **ISSCC 2014 PAPER CONTINUATIONS**

Image: Constraint of the second se	