## WP 2.4: A 12b 5MS/s Two-Step CMOS A/D Converter\*

## Behzad Razavi and Bruce A. Wooley

Center for Integrated Systems, Stanford University, Stanford, CA

The potential of two-step flash architectures for realizing fast high-resolution analog-to-digital converters (ADCs) has been demonstrated in a number of designs [1, 2]. This 12b 5MHz fully-differential two-step ADC is integrated in a 1 $\mu$ m CMOS technology, employs both analog and digital correction, and dissipates 200mW.

The ADC architecture and timing diagram are shown in Figure 1. The converter consists of a 7b coarse flash stage, a 7b digital-to-analog converter (DAC), a subtractor, and a 6b fine flash stage. One-of-n decoders and ROMs are used to convert the thermometer code outputs of the two flash stages to binary data, that is then corrected digitally to produce the final output. One bit of redundancy, or overlap, is utilized in this architecture to enable the second stage to correct for errors made in the first stage, thereby relaxing the performance required of the first-stage comparators. With the present design, an external sample-and-hold must be used in order to digitize high-frequency analog inputs.

Controlled by two clocks  $\Phi 1$  and  $\Phi 2$ , the system of Figure 1 operates as follows. In the sampling/calibration mode,  $\Phi 1$  and  $\Phi 2$  are high, an external sample-and-hold samples the analog input, the comparators in the two flash stages are in the offset-cancellation mode, and the DAC and the subtractor are reset. When  $\Phi 1$  goes low, the first-stage comparators are strobed to produce a digital estimate of the analog input, and the second-stage comparators begin to track the subtractor output. After the first stage, the DAC, and the subtractor have responded,  $\Phi 2$  goes low to strobe the second-stage comparators.

A simplified, single-ended functional diagram of the converter is shown in Figure 2. The first stage comprises 128 comparators and encodes the 7 most-significant bits. Although offsets as large as 30 mV are permitted in the first-stage comparators, they nonetheless employ a simple offset cancellation to ensure reliable operation with small-geometry devices. With response time of 10 ns and dissipation of 0.5 mW, these comparators exhibit an input offset of 5 mV and an input capacitance of 100 fF.

The thermometer code output of the first stage is directly applied to the DAC to generate the analog estimate. This is in contrast with approaches wherein the thermometer code is converted to a binary code and then used to drive a binaryweighted capacitor DAC [2, 3]. The DAC used in this design consists of an array of equal capacitors with a common top plate and MOS switches connected to the bottom plate of each capacitor. Controlled by the first-stage comparators, the MOS devices switch the bottom plates between GND and the reference voltage. The DAC can be viewed as a capacitive voltage divider that causes the top plate voltage to change by an amount proportional to the number of ONEs in the thermometer code. The settling time of the DAC is determined by  $% \mathcal{D} = \mathcal{D} = \mathcal{D} = \mathcal{D} + \mathcal$ the unit capacitor value and the size of the switches driving the bottom plates and can be kept below 10ns by tapering the sizes of the transistors in the first-stage comparators and the DAC.

The design of Figure 2 employs a gain of 1 in the subtractor to achieve maximum speed. This approach places the 12b resolution requirement on the comparators in the second stage. The subtractor output drives the second, or fine flash stage, which is comprised of 64 comparators and two reference ladders.

As the comparators in the second stage must resolve 1LSB differences, they incorporate offset cancellation in both preamplifiers and latches. As illustrated in Figure 3, these comparators employ two transconductance amplifiers,  $G_{m_1}$  and  $G_{m_2}$ , that share their output nodes. Buffers B1 and B2 together with capacitors C1 and C2 can establish a positive feedback loop around  $G_{m_2}$ . During offset cancellation, the inputs of  $G_{m_1}$  and  $G_{\pi,2}$  are grounded and the offsets of  $G_{m_1}$ ,  $G_{m_2}$ , B1, and B2 are stored on C1 and C2. During comparison, first  $V_{in}$  is sensed and amplified by  $G_{m_1}$  and then S9 and S10 are closed to initiate regeneration in  $G_{\pi,2}$ . The calibration technique of Figure 3 allows the second-stage comparators to achieve a response time of 15ns with an offset of 300  $\mu$ V and a dissipation of 1.8mW.

To establish reference voltages ranging from 1LSB to 64LSB for the second-stage comparators, the full-scale reference is divided into 64 equal segments by a primary ladder, and a secondary ladder subdivides one of these segments by another factor of 64. The loading of the secondary ladder on the primary one introduces an error of approximately 1LSB, that is canceled by replicating and injecting the current l1at the junction of the ladders, node X. The accuracy of this correction is not critical because, even if 11 deviates from its ideal value by 10%, loading error is still reduced by a factor of 10, i.e., to 0.1LSB.

The ADC is fabricated in a 1µm CMOS process with poly-todiffusion capacitors [4]. Figure 4 plots the measured differential nonlinearity (DNL) of a prototype for a 5kHz sinusoidal input at a sampling rate of 5MHz. Since the DNL remains below 0.7LSB, the ADC has no missing codes and exhibits 12b resolution. Figure 5 shows measured signal-tonoise+distortion ratio (SNDR) as a function of input level for the same input and clock frequencies, indicating a peak SNDR of 65dB. Table 1 summarizes the measured performance of the prototype and Figure 6 shows a die micrograph.

## Acknowledgements

The authors thank National Semiconductor Corporation for support, including fabrication of the experimental prototype. They are indebted to L. Stoian and S. Chin for advice, support, and encouragement. They thank B. Brandt for helpful discussions.

\*This research was supported by the Army Research Office under Contract DAALO3-91-G-0088.

## References

 Kerth, D. A., et al., A 12b 1MHz Two-step Flash ADC," IEEE J. Solid-State Circuits, vol. SC-24, pp. 250-255, April 1989.

[2] Doernberg, J., et al., "A 10b 5Msample/s CMOS Two-step Flash ADC," IEEE J. Solid-State Circuits, vol. SC-24, pp. 241-249, April 1989.

[3] Song, B. S., et al., "A 10b 15MHz CMOS Recycling Two-step AD Converter," IEEE J. Solid-State Circuits, vol. SC-25, pp. 1328-1338, Dec. 1990.

[4] Liou, T-L, et al., "A Single-poly CMOS Process Merging Analog Capacitors, Bipolar and EPROM Devices," Proceedings of VLSI Tech. Symposium, pp. 37-38, May 1989.

36 • 1992 IEEE International Solid-State Circuits Conference

92CH3128-6/92/0000-0036\$1.00 © 1992 IEEE



Figure 1: ADC architecture and timing



Figure 2: ADC single-ended functional diagram.



Figure 3: Second-stage comparator.



Figure 4: Measured differential nonlinearity.



Figure 5: Measured signal-to-(noise+distortion) ratio.

Resolution	12b
Conversion Rate	5MHz
Input Range	5V
Power	200 mW
Power Supply	5V
Input Capacitance	15 pF
Area	$3.7 \mathrm{x} 2.5 \mathrm{mm}^2$
Technology	1µm CMOS

Table 1: ADC performance.

Figure 6: See page 236.

DIGEST OF TECHNICAL PAPERS

37

(Continued from page 37)



236 • 1992 IEEE International Solid-State Circuits Conference