Transmitter Linearization by Beamforming

ChuanKang Liang, Member, IEEE, and Behzad Razavi, Fellow, IEEE

Abstract—Millimeter-wave transmitters designed for dense signal constellations must deal with severe linearity-efficiency trade-offs. This paper proposes a method of blending beamforming and linearization that reduces the number of power amplifiers and avoids the loss of on-chip transformers. Two constant-envelope beams are combined in space to deliver a variable-envelope signal, relaxing the linearity of transmitters. A dual-transmitter prototype fabricated in 65-nm CMOS technology and designed for the 60-GHz band produces a 16QAM output of +9.7 dBm with 11% efficiency.

Index Terms—Beamforming, injection-locked power amplifier, millimeter-wave circuits, mm-wave phased-array transmitter, outphasing technique, phase shifter, transmitter linearization.

I. INTRODUCTION

D ENSE signal constellations such as 16QAM or 64QAM are often used to alleviate the trade-off between the bandwidth and the data rate. Such constellations, however, impose other constraints on transceiver design: transmitter (TX) and receiver (RX) nonlinearity, carrier phase noise, and baseband data converter resolution. The issue of TX nonlinearity is tackled by means of either back-off from compression or linearization techniques, both of which face difficulties at millimeter-wave (mm-wave) frequencies.

This paper describes a TX architecture that combines beamforming and linearization, allowing the use of nonlinear (and hence more efficient) power amplifiers (PAs) with variable-envelope signals. Designed for the 60-GHz band in 65-nm CMOS technology, an experimental prototype includes two transmitters, a phase-locked loop (PLL), and analog baseband phase shifters. Using nonlinear, self-oscillating PAs, the dual-TX system produces a 16QAM signal that, upon beamforming, yields an error vector magnitude (EVM) of -21.6 dBm.

Section II of the paper provides the background for this work and Section III introduces the architecture. Section IV describes the design of the building blocks and Section V presents the experimental results.

II. BACKGROUND

A common approach to transmitting amplitude- and phase-modulated signals, especially at very high frequen-

Manuscript received December 19, 2009; revised March 09, 2011; accepted April 03, 2011. Date of publication June 13, 2011; date of current version August 24, 2011. This paper was approved by Associate Editor Ranjit Gharpurey.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2011.2148530



Fig. 1. Performance of mm-wave CMOS PAs before and after back-off.

cies, is to back-off from the output 1-dB compression point (P_{1dB}) of the transmitter by a sufficient margin. For example, a 16QAM waveform exhibits a peak-to-average ratio (PAR) of about 2.5 dB [1], and typical baseband pulse-shaping raises the PAR by another 2 to 5 dB [1],¹ requiring considerable back-off. (A detailed analysis is presented in Appendix I.)

The principal drawback of back-off is the drastic fall in both the output power, P_{out} , and the PA efficiency, e.g., the drain efficiency, η . Fig. 1 plots the saturated P_{out} and η for a number of published mm-wave CMOS PAs along with the values at 4-dB and 6-dB back-off from P_{1dB} . It is observed that, even for 4-dB back-off, P_{out} and η remain below 7 dBm and 4.6%, respectively.

An alternative approach is to apply explicit linearization techniques to the TX, specifically, to the PA. Among the multitude of linearization techniques, two do not require any linearity² in the PA and have emerged as viable solutions for integrated circuits: polar modulation [also known as "envelope elimination and restoration" (EER) [9] and outphasing³ [also known as "linear amplification with nonlinear components" (LINC)] [10], [11]. Illustrated in Fig. 2(a), EER decomposes the signal into a phase-modulated (PM) component and an envelope, amplifies them, and impresses the envelope on the phase signal at the output. EER must deal with a number of issues, especially at high data rates: 1) matching the delay between the phase and amplitude paths is difficult because the circuits in these two paths have very different time constants; 2) the bandwidths of the envelope and phase paths must be quite larger than that of the original signal [12], [13]; and 3) as conceptually shown in Fig. 2(b), the envelope modulation path at the output node sus-

C. Liang was with the Electrical Engineering Department, University of California at Los Angeles, and is now with Mediatek USA, San Jose, CA 95134 USA.

B. Razavi is with the Electrical Engineering Department, University of California at Los Angeles, Los Angeles, CA 90095-1594 USA (e-mail: razavi@ee. ucla.edu).

 $^{^{1}\}mathrm{For}$ example, a root-raised-cosine filter with a roll-off factor of 0.4 raises PAR to 3.5 dB [1].

²If AM/PM conversion is negligible.

³The rate at which the efficiency of outphasing PAs degardes with back-off is similar to that of class-A stages.



Fig. 2. (a) EER architecture and (b) representative EER output stage.



Fig. 3. Generic outphasing architecture



Fig. 4. Proposed dual-transmitter outphasing architecture.

tains a certain amount of voltage, V_{M2} , limiting the headroom and degrading the efficiency at low supply voltages.

Fig. 3 depicts the generic outphasing technique. The RF signal, $x_{in}(t) = a(t) \cos[\omega_c + \phi(t)]$, is represented by two constant-envelope components:

$$x_{\rm TX1}(t) = \frac{A_{\rm max}}{2} \cos[\omega_c t + \phi(t) + \psi(t)] \tag{1}$$

$$x_{\rm TX2}(t) = \frac{A_{\rm max}}{2} \cos[\omega_c t + \phi(t) - \psi(t)]$$
(2)

where $A_{\text{max}} = \max |a(t)|$ and $\psi(t) = \cos^{-1}[a(t)/A_{\text{max}}]$. We call $\psi(t)$ the "outphasing angle." These two components are amplified and summed at the output so as to yield the composite signal. In contrast to polar modulation, outphasing employs *identical* signal paths, more easily achieving small phase mismatches, and requires no supply modulation at the output, avoiding the headroom and efficiency degradation associated therewith.

The outphasing arrangement of Fig. 3 entails its own issues. 1) Direct decomposition of RF signal to x_{TX1} and x_{TX2} proves difficult, particularly at mm-wave frequencies, making separation in the transmitter baseband more attractive. 2) Coupling between the PA outputs through the output combining network distorts $x_{TX1}(t)$ and $x_{TX2}(t)$ if the PAs do not have a zero output impedance. As originally derived by Chireix [10], this coupling,





Fig. 5. A phased array with two transmitters

in the absence of envelope modulation, equivalently introduces a capacitance at the output of PA_1 , and an inductance at the output of PA_2 (or the other way around). With envelope modulation, these parasitics act as time-varying reactances, thereby distorting the phases of x_{TX1} and x_{TX2} .

It has also been recognized that, since a passive combining network cannot provide both a zero loss and a zero coupling between its input ports [14], outphasing suffers from a trade-off between the output combiner loss and signal distortion.⁴ In addition, on-chip combiners, e.g., transformers, suffer from an intrinsic loss of 1 or 2 dB even if isolation is not a concern.

III. PROPOSED ARCHITECTURE

The loss of on-chip transformers in an outphasing system can be avoided if the outputs of the transmitters are combined in space rather than on the chip or on the board. Based on this concept, the architecture of Fig. 4 is proposed. Here, two (or more) transmitters that would be necessary in a generic beamforming system are reconfigured so as to produce constant-envelope outphasing signals, and the outputs are combined at a certain angle in space so as to reconstruct the original amplitude- and phase-modulated signal. While the concept is applicable to any carrier frequency, it is implemented in this work in the unlicensed 60-GHz band because the high path loss at these frequencies makes beamforming particularly desirable.

In this section, we analyze the proposed architecture, consider systems employing more than two transmitters, and formulate the effect of nonidealities.

A. Basic Operation

Consider the arrangement shown in Fig. 5, where the transmitting antennas have a spacing of d_0 and the receiving antenna

⁴For example, a Wilkinson combiner must employ a bridge resistor between its inputs to provide isolation [15], wasting power when the two inputs are not identical

is located at a distance of l_1 and angle of θ with respect to the midpoint between TX_1 and TX_2 . We have

$$d_{1} = \sqrt{l_{1}^{2} + \left(\frac{d_{0}}{2}\right)^{2} - l_{1}d_{0}\cos\theta}$$
$$\approx l_{1}\sqrt{1 - \frac{d_{0}\cos\theta}{l_{1}}}$$
$$\approx l_{1} - \frac{d_{0}\cos\theta}{2}$$
(3)

if $l_1 \gg d_0$. Similarly,

$$d_2 \approx l_1 + \frac{d_0 \cos \theta}{2}.\tag{4}$$

We assume the waveforms expressed by (1) and (2) and note that $x_{\text{TX1}}(t)$ arrives at the RX as $x_{\text{TX1}}(t - d_1/v_c)$, where v_c denotes the speed of light, and $x_{\text{TX2}}(t)$ as $x_{\text{TX2}}(t - d_2/v_c)$. Addition of the two received waveforms yields equation (5), shown at the bottom of the page, where $\tau = t + l_1/v_c$ and α represents the propagation loss. As explained in Section IV-A, $\phi[\tau+d_0\cos\theta/(2v_c)] \approx \phi(\tau)$ and $\psi[\tau+d_0\cos\theta/(2v_c)] \approx \psi(\tau)$ in typical cases and hence

$$x_{\rm RX}(\tau) \approx \frac{\alpha A_{\rm max}}{2} \cos \left[\omega_c \tau + \phi(\tau) + \psi(\tau) + \omega_c \frac{d_0 \cos \theta}{2v_c} \right] + \frac{\alpha A_{\rm max}}{2} \cos \left[\omega_c \tau + \phi(\tau) - \psi(\tau) - \omega_c \frac{d_0 \cos \theta}{2v_c} \right]$$
(6)
$$= \alpha A_{\rm max} \cos \left[\psi(\tau) + \omega_c \frac{d_0 \cos \theta}{2v_c} \right] \cos[\omega_c \tau + \phi(\tau)]$$
(7)

indicating that $x_{\rm RX}(\tau)$ reduces to the desired waveform, $\alpha a(\tau) \cos[\omega_c \tau + \phi(\tau)]$, if $\theta = 90^{\circ}$. For reception at other spatial angles, TX₁ or TX₂ must introduce an additional phase shift in its output signal.⁵

An important advantage of the proposed architecture is that it halves the number of PAs necessary for outphasing. That is, a conventional beamforming system employing two independent outphasing transmitters would require four PAs and entail more complex layout and routing issues, especially at mm-wave frequencies.⁶

B. Security Feature

The additional phase, $\omega_c d_0 \cos \theta / 2v_c$, in the argument of the first cosine in (7) corrupts the received signal, revealing that, if the receiver is located at a spatial angle at which this term

 5 Calculations and simulations indicate that the effect of coupling between the antennas negligibly affects the overall signal quality if the coupling factor is less than -20 dB.

⁶Unlike conventional beamforming systems, this approach introduces interference in other directions.



Fig. 6. Simulated received 16QAM constellation at $\theta = 90^{\circ}$ (gray dots) and $\theta = 85^{\circ}$ (black dots).



Fig. 7. Simulated BER at different deviation angles with SNR = 20 dB for a 16QAM signal.

does not vanish, then the composite received signal is corrupted. In other words, receivers located outside a certain solid angle cannot easily decipher the information that is transmitted by TX_1 and TX_2 .

For small deviations from the ideal receiving angle, $\omega_c d_0 \cos \theta / 2v_c$ can be assumed much less than 1 radian, allowing (7) to be written as

$$\begin{aligned} x_{\rm RX}(\tau) \\ &\approx \alpha A_{\rm max} \bigg\{ \cos[\psi(\tau)] - \omega_c \frac{d_0 \cos \theta}{2v_c} \sin[\psi(\tau)] \bigg\} \cos[\omega_c \tau + \phi(\tau)] \\ &\approx \alpha \bigg[a(\tau) - \omega_c \frac{d_0 \cos \theta}{2v_c} A_{\rm max} \sqrt{1 - \frac{a^2(t)}{A_{\rm max}^2}} \bigg] \cos[\omega_c \tau + \phi(\tau)]. \end{aligned}$$

$$\end{aligned}$$

$$\tag{8}$$

Thus, the envelope is corrupted by its harmonics. As an example, Fig. 6 shows a simulated 16QAM constellation at 5° away from the ideal receiving angle, indicating that the EVM rises to -13.2 dB even in the absence of noise. Based on (7), Fig. 7 plots the bit error rate (BER) as a function of the deviation angle (with respect to $\theta = 90^{\circ}$) for a 1-GHz 16QAM

$$x_{\rm RX}(\tau) = \frac{\alpha A_{\rm max}}{2} \cos\left[\omega_c \tau + \phi \left(\tau + \frac{d_0 \cos \theta}{2v_c}\right) + \psi \left(\tau + \frac{d_0 \cos \theta}{2v_c}\right) + \omega_c \frac{d_0 \cos \theta}{2v_c}\right] + \frac{\alpha A_{\rm max}}{2} \cos\left[\omega_c \tau + \phi \left(\tau - \frac{d_0 \cos \theta}{2v_c}\right) - \psi \left(\tau - \frac{d_0 \cos \theta}{2v_c}\right) - \omega_c \frac{d_0 \cos \theta}{2v_c}\right]$$
(5)



Fig. 8. Four-transmitter phased array for (a) odd-symmetric assignment of $\psi(t)$, and (b) alternating assignment of $\psi(t)$.

signal with baseband pulse shaping, an SNR of 20 dB, a carrier frequency of 60 GHz, and $d_0 = \lambda/2$. We observe that for angles greater than about $\pm 10^{\circ}$, little intelligible information is received. Note that the received spectrum also broadens as the deviation angle increases. Absent in conventional beamforming systems, this property can be utilized for secure communication in a narrow solid angle.⁷

C. Larger Number of Transmitters

The architecture of Fig. 5 can be extended to a larger number of transmitters. Shown in Fig. 8 are two scenarios for the case of four antennas. In Fig. 8(a), TX_1 and TX_2 produce one component of the outphasing signals, e.g., according to (1), and TX_3 and TX_4 , the other, e.g., according to (2). The received signal at an angle of θ is thus given by

$$x_{\rm RX}(\tau) = 2\alpha A_{\rm max} \cos\left[\psi(\tau) + \omega_c \frac{d_0 \cos\theta}{v_c}\right] \\ \times \cos[\omega_c \tau + \phi(\tau)] \cos\left(\omega_c \frac{d_0 \cos\theta}{2v_c}\right). \tag{9}$$

Since the corruption term is doubled, the solid angle for correct reception is approximately equal to half that found in the previous section for two antennas. On the other hand, if, as depicted in Fig. 8(b), the polarity of the outphasing angle, $\psi(\tau)$, alternates from one TX to the next, then

$$\begin{aligned} x_{\rm RX}(\tau) &= 2\alpha A_{\rm max} \cos\left[\psi(\tau) + \omega_c \frac{d_0 \cos\theta}{2v_c}\right] \\ &\times \cos[\omega_c \tau + \phi(\tau)] \cos\left(\omega_c \frac{d_0 \cos\theta}{v_c}\right). \end{aligned} \tag{10}$$

In this case, a wider solid angle is provided for reception.⁸

D. Effect of Nonidealities

In the architecture of Fig. 4, amplitude and phase mismatches between the two transmitters and within each transmitter corrupt the overall transmitted signal. In this section, we formulate the effect of these mismatches.



Fig. 9. Simulated EVM contours with amplitude and phase mismatches.

Let us write the signal received from the two transmitters in Fig. 5 at $\theta = 90^{\circ}$ as

$$x_{\rm RX}(\tau) = \alpha \frac{A_{\rm max}}{2} \left(1 + \frac{\epsilon}{2}\right) \cos\left[\omega_c \tau + \phi(\tau) + \psi(\tau) + \frac{\Delta\phi}{2}\right] + \alpha \frac{A_{\rm max}}{2} \left(1 - \frac{\epsilon}{2}\right) \cos\left[\omega_c \tau + \phi(\tau) - \psi(\tau) - \frac{\Delta\phi}{2}\right]$$
(11)

where ϵ and $\Delta \phi$ denote amplitude and phase mismatches, respectively. It is important to note that these mismatches model both those between the transmitters and those between the *propagation paths* from TX₁ and TX₂ to the receiver. Expanding the cosines and assuming $\epsilon \ll 1$ and $\Delta \phi \ll 1$ rad, we have

$$x_{\rm RX}(\tau) = \alpha \left[a(\tau) - \frac{\Delta \phi}{2} \sqrt{A_{\rm max}^2 - a^2(\tau)} \right] \cos[\omega_c \tau + \phi(\tau)] - \alpha \frac{\epsilon}{2} \left[a(\tau) \frac{\Delta \phi}{2} + \sqrt{A_{\rm max}^2 - a^2(\tau)} \right] \sin[\omega_c \tau + \phi(\tau)].$$
(12)

Thus, amplitude mismatch introduces an additive quadrature component with a distorted envelope (the second term), and phase mismatch creates envelope distortion in the main signal (the first term). The phase mismatch, of course, is readily removed as the system adjusts the direction of the beam toward the receiver.

Fig. 9 plots the constant-EVM contours for a 16QAM signal with amplitude and phase mismatches in the transmitter paths. We observe that an EVM of lower than -20 dB can be achieved if, e.g., $\epsilon = 10\%$ and $\Delta \phi = 6^{\circ}$. If these values are difficult to achieve at mm-wave frequencies, each TX can incorporate both amplitude and phase control so that, in the initial handshaking

⁷In contrast to the antenna modulation technique in [16], our approach does not need to reconfigure the antennas by switched reflectors.

⁸As one of the reviewers has pointed out, this result can also be derived by noting that the spacing between the $\pm\psi$ antennas is halved in Fig. 8(b), thus doubling the beamwidth.



Fig. 10. (a) The concept and (b) realization of I/Q interpolation in baseband.

between the RX and two transmitters, both quantities are adjusted for the highest received SNR.

The mismatches within each TX manifest themselves as in conventional transmitters, i.e., by stretching the signal constellation in one direction and compressing it in another direction [17]. This effect can be formulated as follows.

$$x_{\rm RX}(\tau) = [1 + (1 + \epsilon) \cos \Delta \phi] a(\tau) \cos[\omega_{\rm LO}\tau + \phi(\tau)] + [-1 + (1 + \epsilon) \cos \Delta \phi] a(\tau) \cos[\omega_{\rm LO}\tau - \phi(\tau)] - (1 + \epsilon) \sin \Delta \phi a(\tau) \sin[\omega_{\rm LO}\tau + \phi(\tau)] - (1 + \epsilon) \sin \Delta \phi a(\tau) \sin[\omega_{\rm LO}\tau - \phi(\tau)]$$
(13)

where ϵ and $\Delta \phi$ respectively denote the gain and phase mismatches between the I and Q paths (including those of the LO).

IV. BUILDING BLOCKS

This section presents the design of the building blocks of the two-transmitter prototype in 65-nm CMOS technology. These blocks include the baseband phase shift circuit, the quadrature upconversion mixers, the PLL, and the power amplifier.

A. Phase Shift Circuit

An integral part of beamforming systems is the phase shift operation required to compensate for unequal propagation times of the beams. The phase shift can be inserted in the RF or LO paths [18]–[20]. At mm-wave frequencies, however, the trade-off between the phase shift and the loss of the passive networks (or between the phase shift and the power consumption of active networks) limits the utility of theses techniques. This issue becomes particularly serious in CMOS technology due to the MOSFETs' poor drive capability. It is therefore desirable to realize the phase shift in the baseband [21], [22].

Suppose two transmitted signals in a conventional beamforming system experience unequal propagation delays upon reception. For example,

$$x_1(t) = a(t)\cos[\omega_c t + \phi(t)] \tag{14}$$

$$x_2(t) = a(t - \Delta T) \cos[\omega_c(t - \Delta T) + \phi(t - \Delta T)]$$

= $a(t - \Delta T) \cos[\omega_c t + \phi(t - \Delta T) - \omega_c \Delta T].$ (15)

The key observation here is that, for $x_1(t)$ to be aligned with $x_2(t)$, it must undergo *three* changes: a(t) must be shifted by ΔT ; $\phi(t)$ must be shifted by ΔT ; and a constant phase equal to $-\omega_c \Delta T$ must be added to the carrier. If a(t) and $\phi(t)$ vary slowly enough that $a(t - \Delta T) \approx a(t)$ and $\phi(t - \Delta T) \approx \phi(t)$,

then the constant phase suffices to align x_1 with x_2 . We therefore say the phase shift approximates the delay for a narrowband signal.

On the other hand, if a(t) and $\phi(t)$ vary significantly in ΔT seconds, then a(t) and $\phi(t)$ or, equivalently, the quadrature components $a(t)\cos[\phi(t)]$ and $a(t)\sin[\phi(t)]$, must be shifted by ΔT in addition to the constant phase of $-\omega_c \Delta T$ that must be impressed on the carrier. The concept of "true time delay" [23] is in fact the same as this shift of t by ΔT in $a(t)\cos[\omega_c t + \phi(t)]$.

Let us now focus on the realization of the constant phase $-\omega_c\Delta T$ in the baseband. If the quadrature baseband components are transformed to $a(t)\cos[\phi(t) - \omega_c\Delta T]$ and $a(t)\sin[\phi(t) - \omega_c\Delta T]$, then after upconversion, we obtain $a(t)\cos[\omega_c t + \phi(t) - \omega_c\Delta T]$. A natural implementation emerges if we expand the desired baseband components as $a(t)\cos\phi(t)\cos(\omega_c\Delta T) + a(t)\sin\phi(t)\sin(\omega_c\Delta T)$ and $a(t)\sin\phi(t)\cos(\omega_c\Delta T) - a(t)\cos\phi(t)\sin(\omega_c\Delta T)$, respectively, observing that the original baseband waveforms can be simply scaled and summed, i.e., interpolated.

The approach adopted in this paper interpolates between the baseband quadrature components so as to generate signals of the form $\cos[\phi(t) + \psi(t) - \omega_c \Delta T]$ and $\sin[\phi(t) + \psi(t) - \omega_c \Delta T]$. As illustrated in Fig. 10(a), weighted sums of the baseband I and Q signals produce I' and Q':

$$I' = \alpha_1 I + \alpha_2 Q = \sqrt{\alpha_1^2 + \alpha_2^2} \cos\left[\phi(t) + \psi(t) - \tan^{-1}\frac{\alpha_2}{\alpha_1}\right]$$
(16)

$$Q' = -\alpha_2 I + \alpha_1 Q = \sqrt{\alpha_1^2 + \alpha_2^2} \sin\left[\phi(t) + \psi(t) - \tan^{-1}\frac{\alpha_2}{\alpha_1}\right].$$
(17)

Thus, $\tan^{-1}(\alpha_2/\alpha_1)$ can be chosen equal to $\omega_c \Delta T$. Fig. 10(b) shows the realization of the concept.

We should also remark that baseband interpolation does not preclude beamforming of wideband signals. We can simply shift each baseband component by ΔT seconds (a few nanoseconds for a maximum path length difference of 1 m) in the analog or digital domain, generating $\cos[\phi(t - \Delta T) + \psi(t - \Delta T)]$ and $\sin[\phi(t - \Delta T) + \psi(t - \Delta T)]$ before interpolation. For a maximum path length difference of a few tens of millimeters (a common case for a large phased array at 60 GHz), ΔT is on the order of 50–100 picoseconds, suggesting that it is not even necessary for data rates up to a few gigabits per second.



Fig. 11. Proposed dual-TX prototype.

Fig. 11 shows the functional diagram of the dual-TX prototype, depicting the analog baseband signals applied to each transmitter. A drawback of outphasing (with on-chip or off-chip combining) is that it doubles the number of the baseband digital-to-analog converters (DACs) and filters with respect to conventional transmitters. Fortunately, simple extrapolation from [24] suggests that DACs with a resolution of 6 to 8 bits and a clock rate of 1 GHz (to allow a data rate of 4 Gb/s with 16QAM) would consume less than 10 mW.⁹ The filters following the DACs can be omitted [25] but the zero-order-hold output waveform of the DACs occupies a very wide spectrum, thus producing an RF signal that heavily spills onto adjacent channels. A simple second- or third-order filter can minimize this effect.

Fig. 12 shows the details of the interpolation network and its interface with the upconversion mixers. The overall circuit for each TX consists of four differential pairs (i.e., two doublebalanced mixers) driven by LO_I , \overline{LO}_I , LO_Q , and \overline{LO}_Q , but only one slice is shown for simplicity. The baseband section consists of binary-weighted transistors that convert $V_{BB,I}$ and $V_{BB,Q}$ to current and sum the results at node X. The interpolation weighting factors, α_1 and α_2 , are set by enabling or disabling the binary-weighted transistors. In this prototype, m = 4, providing an angular resolution of about 12°. Fig. 12(b) conceptually shows the configuration of the baseband devices for a few phases, revealing that the mixer bias current remains constant.¹⁰ Note that interpolation incurs no power penalty: the total current drawn from X is the same as that necessary in a standard upconversion mixer.

Even though sensing constant-envelope inputs, the interpolation network must still be sufficiently linear. Specifically, third-order nonlinearity generates two terms given by $k(A_{\text{max}}/2) \cos[3\phi(t) + 3\psi(t)]$ and $k(A_{\text{max}}/2)\cos[3\phi(t) -$

 $^{9}\mbox{It}$ is assumed that on-chip DACs need not drive a 50- Ω load.

 $3\psi(t)$], where k denotes the relative strength of the third harmonics. The RF output is thus equal to

$$x_{\rm TX}(t) = a(t)\cos[\omega_c t + \phi(t)] + kA_{\rm max}\cos[\omega_c t + 3\phi(t)]\cos[3\psi(t)].$$
(18)

The second term is centered at ω_c but contains distorted envelope and phase. It must therefore remain sufficiently small.

Outphasing does relax the linearity at the output of the upconversion mixers. Compression at this port does not distort the signal, allowing large output swings and easing the task of PA design.

B. Power Amplifier

Most mm-wave PAs are designed with a 50- Ω input, placing a heavy burden on the upconverter preceding them.¹¹ To quantify this issue, suppose a PA has a gain of 10 dB and an output power of +10 dBm. With a 50- Ω input, the circuit draws an input power of 1 mW, much less than that drawn from the supply. [The drain efficiency, η , and the power-added efficiency (PAE) are thus nearly equal.] On the other hand, the corresponding input voltage swing (632 mV_{pp}), must be provided by the upconverter; i.e., a mixer must be designed that delivers 632 mV_{pp} to a 50- Ω load. To this end, we consider the idealized arrangement shown in Fig. 13, where the drain current of M_1 swings between 0 and $2I_{ss}$ (albeit producing high distortion), M_2 and M_3 switch abruptly, and the loss of L_1 , L_2 , and the requisite balun are neglected. We therefore have

$$V_{out,pp} = 2I_{ss} \frac{2}{\pi} R_L$$
$$= \frac{4}{\pi} I_{ss} R_L$$
(19)

obtaining a bias current of $I_{ss} = 9.9$ mA. To handle this current, the switching transistors must be large enough (15 μ m/60 nm each), loading the quadrature VCO heavily. Circuit simulations of a 60-GHz quadrature upconverter in 65-nm technology with sinusoidal LO waveforms indicate the need for a total bias current of 16 mA. That is, the upconverter power consumption becomes a significant fraction of the overall power drained by the TX.

In this work, the PA is designed with a relatively high input impedance $(70.5 - 346j \ \Omega)$, and the input reactance resonates with the upconverter's load inductance, resulting in a net load resistance (R_L in Fig. 13) of 500 Ω . The quadrature upconverter in each TX therefore draws a supply current of only 5.8 mA.

In order to deliver an output power of about +10 dBm. the PA must incorporate large output transistors, on the order of 110 μ m in width (with a drawn length of 60 nm). The large input capacitance in turn requires a low load inductance for the upconverter or a power hungry predriver for the output stage. This issue is greatly alleviated if the output stage drives some of its own input capacitance [26], a feasible concept if the signal path is differential. Depicted in Fig. 14, the one-stage PA consists of input devices M_3-M_4 , and cross-coupled transistors,

 $^{^{10}}$ Due to the summation of the baseband quadrature inputs, the signal current does vary to some extent, yielding a 3-dB variation of the mixer output. However, owing to the nonlinear behavior of the PA, the PA output varies by 0.26 dB.

¹¹A passive matching network can be inserted between the PA and the mixer to optimize the load seen by the latter, but the loss of the network becomes problematic.



Fig. 12. (a) Proposed mixer with BB phase shifters and (b) configuration of the baseband devices for different interpolation codes.



Fig. 13. Interface between upconverter and PA.

 M_1-M_2 . Here, R_P models the loss of L_1 and L_2 ; and R_1 and R_2 (= 3.5 k Ω) provide bias for the gates of M_1 and M_2 . To simplify testing with external antennas, the output is applied to an on-chip balun consisting of a stack of single-turn metal 9 and metal 8 spirals. Unfortunately, the loss of the balun (≈ 0.8 dB) reduces the output power (and limits the maximum possible efficiency to 83%). Note that PAE $\approx \eta$ here.

The width of M_1 and M_2 in Fig. 14 is chosen according to the following observations. As $W_{1,2}$ increases (and $L_1 = L_2 = L$ decreases), the circuit can deliver a higher current to the load, thereby providing a greater output power. The efficiency also increases initially. However, if $W_{1,2}$ becomes so large that the requisite load inductance value translates to an R_P not much greater than $R_L/2$, then the output power reaches diminishing

returns and the efficiency falls. Fig. 15 illustrates these trends based on transistor-level simulations of the circuit as $W_{1,2}$ goes from 30 to 220 μ m while $W_{3,4} = 15 \ \mu$ m and the Q of L_1 and L_2 is kept at 10 at 60 GHz.¹²

The self-driving action of the output stage leads to two effects that must be handled carefully in the design. First, with sufficiently wide cross-coupled transistors, the circuit oscillates, operating as an injection-locked oscillator [26]. As indicated by Fig. 15, self-oscillation is inevitable if maximum P_{out} and η are sought. Thus, the lock range of the circuit must accommodate the input signal bandwidth and preferably the entire band of the communication channels. The simulated lock range of the PA is from 56 to 63 GHz, sufficient for typical signal bandwidths but not for the band of 57 to 64 GHz. Thus, some means of frequency tuning is necessary if the design must operate across the entire unlicensed band. As shown in Fig. 16(a), transistor-level simulations indicate that the PA can accommodate data rate as high as 3 Gbaud for EVM = -20 dB. Fig. 16(b) shows the simulated eye diagram after downconversion with a data rate of 2.5 Gbaud.

Second, with large transistors driven by the output nodes, the load inductors must be small, about 32 pH in this work. This limitation manifests itself in the design of the balun: while, in principle, L_1 and L_2 in Fig. 14 can be omitted and the supply provided through the balun, the small primary inductance required

 $^{^{12}}$ This simulation does not include some of the distributed parasitics within the transistors, overestimating $P_{\rm out}$ and η .



Fig. 15. Simulated PA performance with different transistor widths.

Output Power (dBm)

0

Ó



Fig. 16. (a) Simulated PA output EVM as a function of symbol rate (16QAM), demonstrating PA bandwidth and (b) simulated eye diagram after downconversion with a data rate of 2.5 Gsymbol/s.

Fig. 17. Simulated PA performance with different supply voltages and with ideal passive devices.

of the balun would translate to a high loss.¹³ For the reason, the load inductors are retained and implemented with microstrips. The small dc resistance of L_1 and L_2 also minimizes the dc drop created by the large bias current of the output stage (85 mA), improving the efficiency.¹⁴

The PA stage of Fig. 14 senses a differential input voltage of 400 mV_{pp} and delivers approximately +10 dBm to the antenna. The self-driven, injection-locked operation can potentially yield a high efficiency. However, the simulated efficiency is about 25%. It is therefore instructive to identify the causes of this efficiency degradation. We make the following observations. 1) With ideal, lossless inductors and balun, the efficiency is around 45.4%. This is because the peak swing at the drain of M_1 and M_2 is equal to 560 mV while $V_{\rm DD} \approx 0.7$ V, resulting in a minimum $V_{\rm DS}$ of 140 mV when each transistor is on and hence a significant loss of power. If V_{DD} is lowered so that $V_{\rm DS}$ of a fully-conducting transistor comes closer to zero, the average output power falls. Fig. 17 plots the simulated P_{out} and η as a function of the output stage supply voltage in this idealized case. 2) With actual inductors and balun, a dc drop of 63.3 mV appears from $V_{\rm DD}$ to each drain, $R_P = 121 \Omega$, and the simulated balun has a loss of 0.83 dB. Thus η falls to 25%. In the actual prototype, the layout parasitics, especially the gate resistance, the interconnect inductances, and resistances in series with the sources of the output devices further degrade the output power and efficiency. To restore a power level of +10 dBm, the efficiency falls below 15%.

¹³This is because, as the diameter of the spiral is reduced by a factor of β , the series resistance falls by the same factor whereas inductance drops by a factor of roughly β^2 .

¹⁴HFSS suggests a Q of 10.03 for L_1 and L_2 , yielding $R_p = 121 \Omega$.

60

50

Efficiency (%)

20

10



Fig. 18. (a) PLL topology, (b) one half of quadrature VCO, and (c) phase detector implementation.



Fig. 19. Floor plan of prototype.

The use of large transistors in the PA also exacerbates the problem of layout parasitics. The metalization capacitances within each transistor can be lumped, added between each two terminals, and taken into account in the design [27]. On the other hand, the distributed *inductances* and *resistances* within the transistors can drastically degrade the performance due to the large currents flowing in the PA. Thus, each transistor is modeled as a multi-port network in Ansoft HFSS and returned to Cadence.

C. PLL

For testing flexibility, it is desirable to provide the LO waveforms externally. However, the need for accurate quadrature, differential LO phases dictates an on-chip oscillator. Furthermore, a free running oscillator would continue to drift with time, making signal constellation measurements difficult. For these reasons, an on-chip PLL drives both transmitters.

Fig. 18(a) shows the PLL diagram. To avoid risks associated with divider design, the PLL directly locks a quadrature VCO to an external (single-ended) input. Such a topology, however, requires a full-speed phase detector (PD) and lends itself to only a type-I PLL implementation. The PD circuit is



Fig. 20. Die photo of prototype.

depicted in Fig. 18(c). Here, each NMOS transistor mixes the input reference signal with one phase of the LO, loading the LO phases uniformly and generating a current proportional to the phase difference between the LO and the input. These currents are summed with proper polarities at the output node and flow through the output impedance of the circuit. The operation can be better seen by assuming nonlinear devices, I_D =



Fig. 21. Test setup

 $\alpha_1(V_{\rm GS} - V_{\rm TH}) + \alpha_2(V_{\rm GS} - V_{\rm TH})^2 + \alpha_3(V_{\rm GS} - V_{\rm TH})^3$, writing $V_I = V_0 \cos(\omega_{\rm LO} t + \theta)$, and $V_Q = V_0 \sin(\omega_{\rm LO} t + \theta)$, and noting that $V_{\rm GS1} = \overline{V_I} - V_r \cos \omega_{\rm ref} t$, etc. The total current flowing to the output node therefore contains the following low frequency component:

$$I_{\rm ctrl} = \alpha_2 V_0 V_r [\cos(\omega_{\rm LO} t - \omega_{\rm ref} t + \theta) + \sin(\omega_{\rm LO} t - \omega_{\rm ref} t + \theta)].$$
(20)

When the system is locked, $I_{\rm ctrl}$ is near zero, forcing $\omega_{\rm LO} = \omega_{\rm ref}$ and θ towards $-\pi/4$ or $+3\pi/4$.¹⁵

The quadrature LC VCO is based on a standard coupled topology with 220-pH differential load inductors and small MOS varactors (W/L = $3 \mu m/60 nm$) so that it can directly drive two quadrature upconverters (a total width of 24 μm) and the PD transistors (W = $0.5 \mu m$). The VCO draws a total bias current of 10.5 mA and has a tuning range of 0.6 GHz.

V. EXPERIMENTAL RESULTS

The dual-TX prototype has been fabricated in TSMC's 65-nm digital CMOS technology. Fig. 19 shows the floor plan of the prototype. The quadrature VCO symmetrically drives the two transmitters' upconverters. The unconverted signals (the gray lines) must inevitably travel through the upconverter load inductor to reach the PA stage. The transistor parasitics, the interconnects, and the inductors are modeled in HFSS as described in [27].

Fig. 20 shows the die photo; the active area is about 700 μ m× 400 μ m. The quadrature VCO operates at 58 GHz, and the transmitters are characterized for this carrier frequency. The prototype consumes a total of 193 mW from a 1-V supply: 5.8 mW in each upconverter, 85 mW in each PA, and 11 mW in the PLL. The dc and baseband pads have been bonded to a printed-circuit board, and the high-frequency pads are accessed through V-band probes.

Three sets of measurements are performed. For output power and efficiency, the output of one transmitter is directly applied to a V-band power meter. For the other two, namely, received spectrum and constellation measurements, the setup shown in Fig. 21 is used. Here, an arbitrary waveform generator (AWG)



Fig. 22. Measured spectra received at $\theta = \pi/2$ and $\pi/4$ for a data rate of 200 Mb/s.

produces the outphasing baseband signals and drives four hybrids, providing the eight components necessary for the two transmitters. (The AWG uses baseband pulse shaping with a raised-cosine filter and a roll-off factor of 0.5.) A V-band generator serves as the PLL reference. The TX outputs are applied to two horn antennas, and a third horn antenna receives the composite signal at different angles. For spectrum measurements, the receiving antenna simply drives a harmonic mixer and a spectrum analyzer. For constellation measurements, as shown in Fig. 21, the antenna drives a fundamental V-band mixer, generating an intermediate frequency of 312.5 MHz. This signal is digitized by an oscilloscope and taken to Matlab for processing.¹⁶ The maximum data rate is limited to 200 Mb/s by the bandwidth of the input hybrids.

Fig. 22 presents the measured spectra at $\theta = \pi/2$ and $\pi/4$,¹⁷ demonstrating that signal reconstruction yields a compact spectrum at the correct angle and a broad spectrum at other angles.¹⁸

¹⁶No off-line calibration is used except for correcting the phase offset between the on-chip LO and the external generators.

¹⁷Spectra at $\theta = \pi/4$ and $\pi/2$ are normalized for ease of comparison.

¹⁸At angles away from the correct reception angle, the two outphasing signals combine incorrectly, violating the bandwidth savings afforded by 16QAM.

¹⁵The PLL selects θ such that the slope of the mixer characteristic yields negative feedback around the loop.



Fig. 23. Measured 16 QAM constellation of the data combination at (a) $\theta = \pi/2$ and (b) $2\pi/3$ for a data rate of 32 Mb/s.



Fig. 24. Measured 16QAM constellation with (a) proper phase adjustment, (b) 10° phase difference for a data rate of 200 Mb/s.



Fig. 25. Measured radiation patterns with baseband interpolation codes set to 0000 (black line) and 0011 (gray line).



Fig. 26. Measured minimum required input power for lock as a function of frequency for the stand-alone PA.

Fig. 23 shows the measured received 16QAM constellation for a data rate of 32 Mb/s. The EVM is equal to -18.8 dB. Here, the discrete receiver IF output is captured and digitized. The quality of the constellation in Fig. 23(a) also suggests that injection-pulling of the VCO by the PAs is negligible even with an output level of +10 dBm and with the poor isolation expected at 59 GHz.

Fig. 24 shows the measured 16QAM constellations with a data rate of 200 Mb/s. The EVM is equal to -21.6 dB. Since it is difficult to align the phase of the received signals at this data rate (partially due to the finite resolution of the baseband phase shifters), the output of each transmitter is captured separately and phase adjustment and combining are performed in Matlab.

To verify the operation of the baseband phase shifters, the radiation pattern is measured with different interpolation codes. Fig. 25 shows the measured radiation patterns for codes 0000 and 0011. (In this case, two loop antennas with a spacing of $3\lambda/4$ have been fabricated on a printed-circuit board and bonded to the chip.)

To demonstrate the ability of the transmitter and, particularly, the PA to operate at high data rates, two measurements have been carried out. First, the injection lock range of the standalone PA is quantified by applying the minimum input level necessary for lock at different frequencies. (The PA prototype includes on-chip baluns at the input and the output.) Fig. 26 plots the measured results, suggesting, for example, a lock range of about 3.5 GHz for an input level of -4 dBm (equivalent to





 TABLE I

 PA Performance Summary and Comparison at 60 GHz-Band

Reference	[2]	[3]	[4]	[8]	This work	This work
Technology	45nm	90nm	90nm	65nm	65nm	65nm
P1dB	11 dBm	10.2 dBm	9 dBm	2.5 dBm		
Psat	13.8 dBm	12.5 dBm	12.3 dBm	11.5 dBm	9.7 dBm	11.1 dBm
Max PAE	7 %	19.3 %	8.8 %	11 %	11.0 %	8.9 %
Supply	1.1 V	1.2 V	1V	1V	1V	1.2V



Fig. 28. Measured eye diagram for PRBS data after demodulation with a data rate of (a) 1 Gb/s and (b) 2 Gb/s.

 $400 \,\text{mV}_{\text{pp}}$, i.e., the output swing of the quadrature upconverter in the TX chain).

In the second test (Fig. 27), PRBS data at 1 or 2 Gb/s is applied to one of the baseband mixers, creating a 60-GHz BPSK signal after upconversion. This signal drives the PA (on the

same chip) and the result is sensed at the output by a probe, which carries the modulated signal to an external mixer driven by a 58-GHz LO. The baseband PRBS data produced by this mixer is then observed on an oscilloscope. Fig. 28 shows the measured eye diagrams in this test, indicating that the injection-locked PA easily accommodates phase-modulated signals at 2 Gb/s. (The data bandwidth is limited by the baseband input ESD structures.)

Table I summarizes the performance of our PA and that of prior art. Since the focus of this work is not PA design per se, our PA is not competitive with prior art at saturation. (As explained in Appendix I, outphasing relaxes the receiver noise figure by 2 dB.)

VI. CONCLUSION

The use of outphasing at mm-wave frequencies can lead to power- and bandwidth-efficient communications. This paper has proposed a blend of outphasing and beamforming that avoids the loss of on-chip transformers and provides secure communications in a certain spatial angle. A self-driven injection-locked PA simplifies the design of the upconverter mixer and the PLL.

APPENDIX I BACK-OFF VERSUS BER

The back-off necessary in a PA is determined by several factors: 1) the peak-to-average ratio of the variable-envelope signal, which itself depends on both the type of modulation and the baseband pulse shaping used to tighten the spectrum; 2) the bit error rate (a lower BER requires that the peaks of the waveform approach or exceed P_{1dB} less frequently); 3) the *receiver* signal-to-noise ratio (a higher SNR allows less back-off in the transmitter). A rigorous formulation must therefore reflect the trade-off between the TX back-off and the RX SNR.

$$\begin{aligned} x_{\rm RX}(\tau) &= \sum_{i=1}^{n} \alpha_i A_{\rm max} \cos \left[\psi(\tau) + \omega_c \frac{d_0 \cos \theta_i}{2v_c} \right] \cos[\omega_c \tau + \phi(\tau)] \\ &= \sum_{i=1}^{n} \alpha_i \left[\cos \psi(\tau) \cos \left(\omega_c \frac{d_0 \cos \theta_i}{2v_c} \right) - \sin \psi(\tau) \sin \left(\omega_c \frac{d_0 \cos \theta_i}{2v_c} \right) \right] A_{\rm max} \cos[\omega_c \tau + \phi(\tau)] \\ &= \left[\cos \psi(\tau) \sum_{i=1}^{n} \alpha_i \cos \left(\omega_c \frac{d_0 \cos \theta_i}{2v_c} \right) - \sin \psi(\tau) \sum_{i=1}^{n} \alpha_i \sin \left(\omega_c \frac{d_0 \cos \theta_i}{2v_c} \right) \right] A_{\rm max} \cos[\omega_c \tau + \phi(\tau)] \\ &= \alpha \cos[\psi(\tau) + \epsilon] A_{\rm max} \cos[\omega_c \tau + \phi(\tau)] \end{aligned}$$



Fig. 29. BER for 16QAM signals with a roll-off factor of 0.4 in a nonlinear PA with back-off from P_{1dB} .

To this end, we have employed the nonlinear PA model proposed by Rapp [28]:

$$V_{\text{out}} = \frac{V_{\text{in}}}{\left(1 + \left|\frac{V_{\text{in}}}{V_{\text{sat}}}\right|^m\right)^{1/m}}$$
(21)

where *m* is an empirical value for accurate fitting. The inputoutput characteristics available in [2]–[4] suggest a value of approximately 3.5 for *m*. The simulation setup consists of 1) a PA with an input 16QAM signal whose average amplitude can be adjusted (to create different back-offs), and 2) a receiver whose noise figure can be adjusted. For each power level applied to the PA, the BER at the RX output is measured. Fig. 29 plots the results for a reference noise figure, NF₀, and two lower values, NF₀ – 1 dB and NF₀ – 2 dB.¹⁹ As expected, raising the input swing of the PA tends to improve the link performance up to a back-off of about 4.5 dB from P_{1dB} , beyond which the distortion is too high to be corrected by the higher SNR.

It is important to note that the distortion penalty manifests itself even for a back-off of greater than 4.5 dB. For example, points A and B in Fig. 29 correspond to equal RX SNRs (they differ by 2 dB in TX power and 2 dB in RX NF) but exhibit quite different BERs. In fact, simulations indicate that, in the

 19 The path loss and NF $_0$ are chosen such that the RX SNR is equal to 16.6 dB at 7.5-dB back-off from $P_{\rm 1dB}$ (BER = 10^{-3}).

absence of nonlinearity, a BER of 10^{-4} can be obtained with an RX noise figure equal to NF₀ + 2 dB.

The foregoing observation reveals the advantage of outphasing over a traditional PA with back-off: for a given RX noise figure and BER, the signal received from an outphasing system can be 2 dB lower than that from a traditional PA operating at 4.5-dB back-off.²⁰ The noise figure advantage depends on factors such as the type of modulation and the nonlinearity of the PA. The value of 2 dB obtained here is for 16QAM and the PA model given by (21).

APPENDIX II Multipath Effects

Conventional beamforming system can employ orthogonal frequency division multiplexing (OFDM) in each transmitter to deal with multipath effects. For a conventional beamforming system, multipath effects only attenuate the amplitude if OFDM is used. In our system, on the other hand, since signals are only correctly combined in certain directions, the signal reflected from an undesired direction may cause corruption. If OFDM is used, the received signals in a multipath environment can be written from (7) as shown in the equation at the top of the page, where

$$\alpha = \sum_{i=1}^{n} \alpha_i^2 + 2 \sum_{\substack{i=1,j=1\\i\neq j}}^{n} \alpha_i \alpha_j \cos\left(\omega_c \frac{d_0 \cos \theta_i}{2v_c} - \omega_c \frac{d_0 \cos \theta_j}{2v_c}\right)$$
(22)

$$\epsilon = \tan^{-1} \frac{\sum_{i=1}^{n} \alpha_i \sin\left(\omega_c \frac{d_0 \cos \theta_i}{2v_c}\right)}{\sum_{i=1}^{n} \alpha_i \cos\left(\omega_c \frac{d_0 \cos \theta_i}{2v_c}\right)}.$$
(23)

By adding a phase shift $\Delta \phi = -\epsilon$ in transmitters, signals received at θ can be correctly decoded. To obtain the phase shift caused by multipath, pilot signals can be sent before communication.

ACKNOWLEDGMENT

The authors gratefully appreciate the TSMC University Shuttle Program for fabrication support.

REFERENCES

 J. S. Seybold, "Output back-off requirements for root-raised cosinefiltered digital signals," *RF Signal Processing*, pp. 50–58, Jun. 2002.

²⁰If distortion effects in outphasing (e.g., AM/PM conversion) are neglected.

- [2] K. Raczkowski, S. Thijs, W. D. Raedt, B. Nauwelaers, and P. Wambacq, "50-to-67 GHz ESD-protected power amplifiers in digital 45 nm LP CMOS," in 2009 IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 382–383.
- [3] T. LaRocca and M. F. Chang, "60 GHz CMOS differential and transmormer-coupled power amplifier for compact design," in 2008 IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig., Jun. 2008, pp. 65–68.
- [4] D. Chowdhury, P. Reynaert, and A. Niknejad, "A 60 GHz 1 V +12.3 dBm transformer-coupled wideband PA in 90 nm CMOS," in 2008 IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 560–635.
- [5] M. Tanomura, Y. Hamada, S. Kishimoto, M. Ito, N. Orihashi, K. Maruhashi, and H. Shimawaki, "Tx and Rx front-ends for 60 GHz band in 90 nm standard bulk CMOS," in 2008 IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 558–635.
- [6] S. Pinel, S. Sarkar, P. Sen, B. Perumana, D. Yeh, D. Dawn, and J. Laskar, "A 90 nm CMOS 60 GHz radio," in 2008 IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 130–601.
- [7] T. Suzuki et al., "60 and 70 GHz power amplifiers in standard 90 nm CMOS," in 2008 IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 562–563.
- [8] W. L. Chan, J. R. Long, M. Spirito, and J. J. Pekarik, "A 60 GHz-band 1 V 11.5 dBm power amplifier with 11% PAE in 65 nm CMOS," in 2009 IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 380–381.
- [9] L. R. Kahn, "Single-sideband transmission by envelope elimination and restoration," *Proc. IRE*, vol. 40, pp. 803–806, Jul. 1952.
- [10] H. Chireix, "High power outphasing modulation," *Proc. IRE*, vol. 23, pp. 1370–1392, Nov. 1935.
- [11] D. C. Cox, "Linear amplification with nonlinear components," *IEEE Trans. Commun.*, vol. COM-22, pp. 1942–1945, Dec. 1974.
- [12] T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, and I. Gheorghe, "Quad-band GSM/GPRS/EDGE polar loop transmitter," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2179–2189, Dec. 2004.
- [13] M. R. Elliott, T. Montalvo, B. P. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, "A polar modulator transmitter for GSM/EDGE," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2190–2199, Dec. 2004.
- [14] S. Moloudi, K. Takinami, M. Youssef, M. Mikhemar, and A. Abidi, "An outphasing power amplifier for a software-defined radio transmitter," in 2008 IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 568–636.
- [15] A. Pham and C. G. Sodini, "A 5.8 GHz, 47% efficiency, linear outphase power amplifier with fully integrated power combiner," in 2006 IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig., Jun. 2006, pp. 157–160.
- [16] A. Babakhani, D. B. Rutledge, and A. Hajimiri, "Transmitter architectures based on near-field direct antenna modulation," *IEEE J. Solid-State Circuits*, vol. 43, pp. 2674–2692, 2008.
- [17] B. Razavi, *RF Microelectonics*. Englewood Cliffs, NJ: Prentice-Hall, 1998.
- [18] J. Paramesh, R. Bishop, K. Soumyanath, and D. J. Allstot, "A fourantenna receiver in 90 nm CMOS for beamforming and spatial diversity," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2515–2524, Dec. 2005.
- [19] A. Natarajan, A. Komijani, X. Guan, A. Babakhani, and A. Hajimiri, "A 77-GHz phased-array transceiver with on-chip antennas in silicon: Transmitter and local LO-path phase shifting," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2807–2819, Dec. 2006.
- [20] A. Babakhani, X. Guan, A. Komijani, A. Natarajan, and A. Hajimiri, "A 77-GHz phased array transceiver with on-chip antennas in silicon: Receiver and antennas," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2795–2806, Dec. 2006.
- [21] S. Kishimoto, N. Orihashi, Y. Hamada, M. Ito, and K. Maruhashig, "A 60-GHz band CMOS phased array transmitter utilizing compact baseband phase shifters," in 2009 IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig., Jun. 2009, pp. 215–218.
- [22] K. Raczkowski, W. D. Raedt, B. Nauwelaers, and P. Wambacq, "A wideband beamformer for a phased-array 60 GHz receiver in 40 nm digital CMOS," in 2010 IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 40–41.
- [23] T. Chu, J. Roderick, and H. Hashemi, "An integrated ultra-wideband timed array in 0.13 mm CMOS using a path sharing true time delay architecture," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2834–2850, Dec. 2007.

- [24] C.-H. Lin, F. van der Goes, J. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, and K. Bult, "A 12 b 2.9 GS/s DAC with Im3 <-60 dBc beyond 1 GHz in 65 nm CMOS," in 2009 IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 74–75.
- [25] C. Marcu et al., "A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry," in 2009 IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 314–315.
- [26] K. Tsai and P. R. Gray, "A 1.9-GHz, 1-W CMOS class-E power amplifier for wireless communications," *IEEE J. Solid-State Circuits*, vol. 34, no. 7, pp. 962–970, Jul. 1999.
- [27] C. K. Liang and B. Razavi, "Systematic transistor and inductor modeling for millimter-wave design," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 450–457, Feb. 2009.
- [28] C. Rapp, "Effects of HPA-nonlinearity on a 4-DPSK/OFDM-signal for a digital sound broadband system," in *Rec. Conf. ECSC'91*, Liege, Belgium, Oct. 1991, pp. 179–184.



ChuanKang Liang (S'05–M'10) received the B.S. and M.S. degrees in electrical engineering from National Taiwan University (NTU), Taiwan, in 2004 and 2006, respectively, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 2009. Her Ph.D. research includes the architecture and system design of high-speed transceivers, RFICs for wireless communications, and device modeling for mm-wave circuits. She is now with Mediatek USA, working on mm-wave transceivers.



Behzad Razavi (M'90–SM'00–F'03) received the B.S.E.E. degree from Sharif University of Technology, Tehran, Iran, in 1985 and the M.S.E.E. and Ph.D.E.E. degrees from Stanford University, Stanford, CA, in 1988 and 1992, respectively.

He was with AT&T Bell Laboratories and Hewlett-Packard Laboratories until 1996. Since 1996, he has been Associate Professor and subsequently Professor of electrical engineering at the University of California, Los Angeles. He was an Adjunct Professor at Princeton University from 1992 to 1994, and at Stan-

ford University in 1995. His current research includes wireless transceivers, frequency synthesizers, phase-locking and clock recovery for high-speed data communications, and data converters.

Prof. Razavi served on the Technical Program Committees of the IEEE International Solid-State Circuits Conference (ISSCC) from 1993 to 2002 and the VLSI Circuits Symposium from 1998 to 2002. He has also served as Guest Editor and Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, and the International Journal of High Speed Electronics. He received the Beatrice Winner Award for Editorial Excellence at the 1994 ISSCC, the Best Paper Award at the 1994 European Solid-State Circuits Conference, the Best Panel Award at the 1995 and 1997 ISSCC, the TRW Innovative Teaching Award in 1997, the Best Paper Award at the IEEE Custom Integrated Circuits Conference (CICC) in 1998, and the McGraw-Hill First Edition of the Year Award in 2001. He was the co-recipient of both the Jack Kilby Outstanding Student Paper Award and the Beatrice Winner Award for Editorial Excellence at the 2001 ISSCC. He received the Lockheed Martin Excellence in Teaching Award in 2006, the UCLA Faculty Senate Teaching Award in 2007, and the CICC Best Invited Paper Award in 2009. He was also recognized as one of the top 10 authors in the 50-year history of ISSCC

Prof. Razavi is an IEEE Distinguished Lecturer, a Fellow of IEEE, and the author of *Principles of Data Conversion System Design* (IEEE Press, 1995), *RF Microelectronics* (Prentice Hall, 1998) (translated to Chinese, Japanese, and Korean), *Design of Analog CMOS Integrated Circuits* (McGraw-Hill, 2001) (translated to Chinese, Japanese, and Korean), *Design of Integrated Circuits for Optical Communications* (McGraw-Hill, 2003), and *Fundamentals of Microelectronics* (Wiley, 2006) (translated to Korean and Portuguese), and the editor of *Monolithic Phase-Locking in High-Performance Systems* (IEEE Press, 1996).