Substitute the following in (B1), (B2), and (B3) in Theorem 3.3: \( A \rightarrow A; B \rightarrow B N T^{-1} M T^*; C \rightarrow M C; \) \( [(I - V)D] \rightarrow 2 M K^{-1} N^{-1} M^T. \) Now, (A) yields the following frequency domain condition which is identical to that in [17]:

\[
NK^{-1} + \left[ \frac{1}{2} N + (z - 1)S[G(z)] - \frac{1}{2}z - 1 \right]^2 \cdot G^*(z) M^{-1} MG(z) \geq 0, \forall z \in \mathbb{T}_q,
\]

(4.2)

V. CONCLUSION AND FINAL REMARKS

What may be considered the DT counterpart of positive-realness and the corresponding algebraic necessary and sufficient conditions (Theorem 3.3) have been presented. This latter result facilitates the proof of Jury-Lee criterion and can be thought of as the DT counterpart of the KY Lemma, thus successfully addressing an outstanding research problem [7-9]. It is also expected to find use in generalizing the Jury-Lee criterion and in various other areas of study, such as, network synthesis, spectral factorization, etc.

REFERENCES


Impact of Distributed Gate Resistance on the Performance of MOS Devices

Behzad Razzavi, Ran-Hong Yan, and Kwing F. Lee

Abstract—This paper describes the impact of gate resistance on cut-off frequency \( f_T \), maximum frequency of oscillation \( f_{max} \), thermal noise, and time response of wide MOS devices with deep submicron channel lengths. The value of \( f_T \) is proven to be independent of gate resistance even for distributed structures. An exact relation for \( f_{max} \) is derived and it is shown that, to predict \( f_{max} \), thermal noise, and time response, the distributed gate resistance can be divided by a factor of 3 and lumped into a single resistor in series with the gate terminal.

I. INTRODUCTION

The remarkable improvement in the performance of CMOS circuits as a result of scaling has motivated extensive research on deep submicron MOS devices [1, 2]. While short channel effects such as velocity saturation and threshold voltage variation become significant for dimensions below approximately 2 \( \mu m \), nonidealties manifest themselves for only very small channel lengths. In particular, the gate resistance of a short-channel device can substantially affect its performance if the transistor width is increased to attain high current drive or large transconductance. This effect becomes especially noticeable in line drivers and output buffers used in digital systems and low-noise, high-gain amplifiers employed in analog applications, all of which typically require wide MOSFETs.

Even though the overall gate resistance can be lowered through silicidation or the use of multiple gates, these remedies have certain limitations. For example, the thickness of gate silicide must scale with channel length, thereby yielding a higher sheet resistivity for shorter devices [1]. Also, increasing the number of gates (to allow narrower devices for a given total width) tends to increase the source or drain junction capacitance and degrade circuit density.

This paper describes the impact of distributed gate resistance on four aspects of the performance of deep submicron devices: cut-off frequency \( f_T \), maximum frequency of oscillation \( f_{max} \), input-referred thermal noise, and time response. The primary goal is to quantify this impact with relatively simple expressions, thus allowing technologists and circuit designers to easily determine the maximum gate resistance that can be tolerated in a given application. The analyses are performed for an NMOS transistor whose gate is contacted only at one end, but the results can be readily applied to all field effect devices and structures with multiple gate contacts as well.

The next section of the paper analyzes the effect of gate resistance on \( f_T \). Sections III to V, respectively, formulate the dependence of \( f_{max} \), thermal noise, and time response on the gate resistance. Section VI summarizes the results.

II. CUT-OFF FREQUENCY

Defined as the frequency at which the short-circuit small-signal current gain of a transistor drops to unity, \( f_T \) is a measure of the speed of the intrinsic device excluding its junction parasitics. If the gate resistance is modelled as a lumped resistor in series with the

Manuscript received June 14, 1993; revised January 24, 1994. This paper was recommended by Associate Editor David Haigh.

The authors are with AT&T Bell Laboratories, Room 4E312, 101 Crawfords Corner Road, Holmdel, NJ 07733 USA.
IEEE Log Number 9405609.
gate terminal, then it has no effect on $f_T$ because it appears in series with an ideal current source in the $f_T$ measurement configuration (Fig. 1(a)). In reality, however, the gate resistance is distributed across the width of the device, resulting in the equivalent circuit shown in Fig. 1(b). Here, the transistor is decomposed into $n$ devices, each with a width of $W/n$, a transconductance of $g_m/n$, a length of $L$, and a gate resistance of $R_g/n$. The small-signal output current of the circuit is equal to

$$I_{out} = \frac{g_m}{n}(V_1 + V_2 + \cdots + V_n)$$  \hspace{1cm} (1)

where $I_{out}$ and $V_j$ are expressed in the frequency domain. Equation (1) represents the behavior of the actual device if $n \to \infty$. This model may suggest that, because $V_1, \ldots, V_n$ have different phase shifts, the drain currents of the unit transistors do not add in phase and hence their vector sum may drop at a rate higher than 20 dB/dec as a function of frequency. However, the following analysis shows that for a uniformly distributed MOS structure, the current gain still drops at a rate of 20 dB/dec and $f_T$ is therefore independent of the gate resistance.

The input network of the above circuit can be modelled as a uniform RC ladder, depicted in Fig. 2, with unit resistance of $R = R_g/n$ and unit capacitance of $C = c_g/n$. For small-signal operation, $R$ and $C$ are constant and the following equation holds:

$$I_{in} = (V_1 + V_2 + \cdots + V_n)C.$$  \hspace{1cm} (2)

From (1) and (2), it follows that

$$\frac{I_{out}}{I_{in}} = \frac{g_m}{nC_s} \hspace{1cm} (3)$$

$$= \frac{g_m}{c_g}\hspace{1cm} (4)$$

indicating that the current gain is independent of $R_g$. Circuit simulations using a 32-section version of Fig. 1(b) confirm this result.

In practice, a finite gate resistance may still introduce errors in the $f_T$ measurement. For example, the effect of pad parasitics—often cancelled by subtracting the proper $Y$ parameters—becomes more critical as $R_g$ increases, often leading to a measured $f_T$ lower than the actual value [3].

III. MAXIMUM FREQUENCY OF OSCILLATION

The frequency at which the unilateral power gain of a device drops to unity determines the maximum frequency of an oscillator ($f_{max}$) employing that device [4]. Using various approximations, several authors have calculated $f_{max}$ for MESFETs with finite gate resistance [5], [6]. However, these approximations do not take into account the distributed nature of this resistance and may also yield inaccurate results for deep submicron MOSFETs because of the substantial overlap capacitance and low output impedance observed in such devices. In this section, we derive an exact relation for $f_{max}$.

Consider the small-signal equivalent circuit shown in Fig. 3. The $Y$ parameters of this circuit are

$$Y_{11} = \frac{(c_{gs} + c_{gd})s}{D}$$  \hspace{1cm} (5)

$$Y_{22} = \frac{(1 + g_mR_g + R_gc_{gs}s)c_{gd}s + 1}{r_o + c_{ds}s}$$  \hspace{1cm} (6)

$$Y_{12} = -\frac{c_{gd}s}{D}$$  \hspace{1cm} (7)

$$Y_{21} = \frac{-c_{gd}s + g_m}{D}$$  \hspace{1cm} (8)

where $D = R_g(c_{gs} + c_{gd)s} + 1$. The unilateral gain, $U$, is equal to

$$U = \frac{|Y_{12} - Y_{21}|^2}{4(ReY_{11}ReY_{22} - ReY_{12}ReY_{21})},$$  \hspace{1cm} (9)

which, from (5) to (8), assumes the form shown at the bottom of the page in (10). To calculate $\omega_{max}(= 2\pi f_{max})$, we equate (10) to unity, thus obtaining

$$a\omega_{max}^4 + b\omega_{max}^2 + c = 0$$  \hspace{1cm} (11)

where

$$a = 4R_g^2(c_{gs} + c_{gd})^3\left[c_{gd}(1 + g_m r_o) + c_{gs}\right] + (2 + g_m r_o) c_{gd} c_{gs}$$  \hspace{1cm} (12)

$$b = R_g(c_{gs} + c_{gd})(c_{gs} + c_{gd})(4 - g_m^2 r_o R_g) + 4 g_m r_o c_{gd}$$  \hspace{1cm} (13)

$$c = -g_m^2 r_o.$$  \hspace{1cm} (14)

Equation (11) can be solved for $\omega_{max}^2$, and hence $\omega_{max}$, with any set of device parameters. It is possible to find a simpler expression for $\omega_{max}$ if typical device parameters are considered. For example, a $6\mu\text{m/0.15}\mu\text{m}$ NMOS
Fig. 3. Small-signal model of a MOSFET.

transistor with 40-Å gate oxide typically exhibits the following parameter values: \( R_g = 150 \Omega, g_m = 0.003 \Omega^{-1}, r_o = 200 \Omega, c_{gs} = 9 \, \text{fF}, \) and \( c_{gd} = 2.4 \, \text{fF}, \) which, from (11), yield an \( f_{\text{max}} \) of approximately 56 GHz. With these values, we note that

\[
R_g^2 (c_{gs} + c_{gd}) \omega_{\text{max}}^2 \ll 1
\]  

(15)

and

\[
R_g^2 (c_{gs} + c_{gd})[c_{ps}(1 + g_m r_o) + c_{ps}^2 + (2 + g_m r_o)c_{gs}c_{gd}] \omega_{\text{max}}^2 \\
\ll c_{gs} + (1 + g_m r_o) c_{gd}.
\]  

(16)

Thus, (10) reduces to

\[
U'(\omega = \omega_{\text{max}}) \approx \frac{g_m^2 r_o}{4R_g (c_{gs} + c_{gd})[c_{gs} + (1 + g_m r_o) c_{gd}] \omega_{\text{max}}^2}
\]  

and hence

\[
\omega_{\text{max}} \approx \frac{g_m^2 r_o}{4R_g (c_{gs} + c_{gd})[c_{gs} + (1 + g_m r_o) c_{gd}]},
\]  

(17)

This result agrees with that obtained from (11) with less than 5% error. Also note that for \( r_o = \infty \) or \( c_{gd} = 0, \) (18) reduces to expressions reported previously [7], [4].

Equation (18) furthermore reveals some trends as the gate resistance or the device width vary. First, it indicates that if the sheet resistivity of the gate material varies while other parameters remain constant, then

\[
\omega_{\text{max}} \propto \frac{1}{\sqrt{R_g}}.
\]  

(19)

Second, it shows that if \( g_m, R_g, c_{gs}, \) and \( c_{gd} \) scale linearly with the width (\( W \)) and \( g_m r_o \) is constant, then

\[
\omega_{\text{max}} \propto \frac{1}{\sqrt{W}}.
\]  

(20)

Equations (19) and (20) are of course well known [7], but our formulation confirms them with greater accuracy.

Note that the above analysis assumes the gate resistance can be lumped into a single resistor in series with the gate terminal. For a distributed model, the mathematics becomes intractable, but it is possible to use simulations to gain more insight. To this end, for the equivalent circuit of Fig. 3, we can perform an ac analysis in SPICE and utilize the postprocessor Nutmeg to plot \( U \) from (9) versus frequency. As the number of sections in the distributed model increases, we can see how \( f_{\text{max}} \) deviates from its lumped-model value and what value it approaches as the number of sections becomes large.

Fig. 4 plots the resulting values for \( f_{\text{max}} \) as the number of sections in the equivalent circuit varies from 1 to 64. (The simulations use the typical MOS device parameters mentioned above.) This plot yields two important results. First, the \( f_{\text{max}} \) of the lumped model (one section) closely agrees with that obtained from (18). Second, for a distributed model, the effect of \( R_g \) is divided by 3, i.e., Equation (18) predicts \( \omega_{\text{max}} \) accurately if \( R_g \) is replaced with \( R_g/3 \).

**Fig. 4. Simulated value of \( f_{\text{max}} \) versus number of sections in distributed model.**

**IV. THERMAL NOISE**

The gate resistance of a MOSFET directly contributes to the input-referred thermal noise. For a uniformly distributed MOS structure, it is possible to find an equivalent lumped resistance that can be placed in series with the gate terminal to represent the thermal noise of the gate material. In this section, we calculate this resistance.

Consider the distributed model shown in Fig. 5(a), where the thermal noise of each resistor is modelled as a series voltage source. The drain noise current arising from each gate resistance and the channel resistance. To calculate the equivalent lumped resistance, we determine the total drain noise current due to only the gate resistance and refer it back to the gate terminal of a lumped MOSFET as a voltage source (Fig. 5(b)).

The drain noise current of \( M_1 \) resulting from the gate resistance is

\[
i_1 = g_m v_1
\]  

(21)

where \( v_1 \) is the noise voltage of \( R_1 \). Similarly,

\[
i_2 = g_m (v_1 + v_2)
\]  

(22)

where \( v_2 \) is the noise voltage of \( R_2 \). Thus, for transistor \( M_j \), we have

\[
i_j = g_m (v_1 + v_2 + \cdots + v_j)
\]  

(23)
and the total drain noise current is

\[ i_{\text{tot}} = i_1 + i_2 + \cdots + i_n \]
\[ = g_{m1}v_1 + g_{m2}(v_1 + v_2) + \cdots + g_{mn}(v_1 + v_2 + \cdots + v_n). \]  
(24)

If \( g_{m1} = g_{m2} = \cdots = g_{mn} = g_m/n \), then

\[ i_{\text{tot}} = \frac{g_m}{n} [nv_1 + (n-1)v_2 + \cdots + v_n]. \]  
(25)

Assuming \( v_1, \ldots, v_n \) are uncorrelated, we can express the mean square noise current as

\[ \overline{i_{\text{tot}}^2} = \frac{g_m^2}{n^2} [n^2\overline{v_1^2} + (n-1)^2\overline{v_2^2} + \cdots + \overline{v_n^2}]. \]  
(27)

If \( R_i = R_d = \cdots = R_n = R_g/n \), then \( \overline{v_1^2} = \overline{v_2^2} = \cdots = \overline{v_n^2} = 4kTB R_g/n \), where \( k \) is Boltzmann constant, \( T \) is absolute temperature, and \( B \) is the bandwidth. Equation (27) then reduces to

\[ \overline{i_{\text{tot}}^2} = \frac{g_m^2}{n^2} \frac{4kTB R_g}{n^2} [n^2 + (n-1)^2 + \cdots + 1] \]
\[ = \frac{g_m^2}{n^2} \frac{4kTB R_g}{n^2} \frac{n(n+1)(2n+1)}{6n^3} \]  
(28)

As \( n \to \infty \),

\[ \overline{i_{\text{tot}}^2} = g_m^2 \left( \frac{4kTB R_g}{3} \right) \]  
(30)

which can be referred to the input as

\[ \overline{v_{\text{tot}}^2} = \frac{\overline{i_{\text{tot}}^2}}{g_m} \]
\[ = \frac{4kTB R_g}{3} \]  
(31)

This relation indicates that, for noise calculation purposes, the distributed structure of Fig. 5(a) can be replaced with a single MOS device of transconductance \( g_m \) and a lumped gate resistance of \( R_g/3 \) (Fig. 5(b)). Circuit simulations with \( n = 32 \) confirm this result.

In addition to \( v_{\text{tot}} \) given by (32), channel resistance of the transistor also contributes to the thermal noise. Therefore, the relative significance of the gate resistance can be determined by comparing \( R_g/3 \) with \( 1/g_m \).

V. TRANSIENT RESPONSE

The gate resistance of a MOSFET together with its gate-source and gate-drain capacitance introduces a time constant that may be significant if the device is driven by a low output impedance circuit. As a first-order approximation, this time constant is equal to \( R_g C_{\text{in}} \), where \( C_{\text{in}} \) is the average input capacitance. However, in the distributed model of Fig. 6(a), the transistors closer to the input terminal see less gate resistance than those near the end; thus, the overall gate time constant is smaller than \( R_g C_{\text{in}} \). In this section, we obtain an equivalent lumped circuit (Fig. 6(b)) that exhibits approximately the same transient response as the distributed model.

Consider the distributed circuit of Fig. 6(a), where an infinitesimal section of the transistor has a width of \( dx \), gate resistance of \( R_g dx/W \), input capacitance of \( c_g dx/W \), transconductance of \( g_m dx/W \), and drain current of \( g_m V(x,s)dx/W \). For this circuit, we have

\[ \frac{\partial V(x,s)}{\partial x} = \frac{R_g}{W} I(x,s) \]  
(33)

\[ \frac{\partial I(x,s)}{\partial x} = \frac{c_g}{W} V(x,s) \]  
(34)

subject to boundary conditions \( V(x = 0,s) = V_{\text{in}}(s) \) and \( I(x = W,s) = 0 \). Solving these equations for \( V(x,s) \) yields

\[ V(x,s) = -V_{\text{in}}(s) \tanh \left( \sqrt{R_g c_g} \frac{x}{W} \right) \]
\[ + V_{\text{in}}(s) \coth \left( \sqrt{R_g c_g} \frac{x}{W} \right) \]  
(35)

The total drain current is given by

\[ I_D(s) = \int_{x=0}^{W} \frac{g_m}{W} V(x,s)dx, \]  
(36)

which, from (35), is equal to

\[ I_D(s) = g_m \frac{\tanh \left( \sqrt{R_g c_g} \frac{x}{W} \right)}{\sqrt{R_g c_g}} V_{\text{in}}(s). \]  
(37)

Equation (37) can be simplified if we assume \( R_g c_g \ll 1 \). As \( 1/R_g c_g \) is typically greater than 200 GHz, this assumption is valid for most circuit applications in current technology. Since for small \( \epsilon \),

\[ \tanh \epsilon \approx \epsilon - \frac{\epsilon^3}{3} \]  
(38)

\[ \approx \frac{\epsilon}{1 + \frac{\epsilon^2}{3}} \]  
(39)

(37) reduces to

\[ I_D(s) \approx \frac{g_m}{1 + \frac{R_g c_g}{3}} V_{\text{in}}(s). \]  
(40)

Note that the error resulting from this approximation is less than 2% even for \( R_g c_g = 1 \). Equation (40) indicates that the distributed circuit of Fig. 6(a) can be modelled with the lumped circuit of Fig. 6(b) if \( R_g = R_g/3 \). Circuit simulations using a 32-section version of Fig. 6(a) confirm this result.

It follows from the above discussion that the gate resistance influences the device time response if the output impedance of the circuit preceding the device is comparable with \( R_g/3 \).

It should be mentioned that the \( f_T \) measurement configuration depicted in Fig. 1(b) and characterized by (1) and (2) can also be described by (33) and (34) with boundary conditions \( I(x = 0,s) = I_{\text{in}}(s) \) and \( I(x = W,s) = 0 \), leading to the same conclusion as that reached in Section II.
VI. CONCLUSION

The distributed gate resistance of wide MOS devices becomes increasingly critical as channel lengths are scaled to deep submicron dimensions. The impact of this resistance on cut-off frequency, maximum frequency of oscillation, thermal noise, and time response of field effect devices has been studied and quantified. It is shown that the cut-off frequency is independent of the gate resistance even for distributed structures. It is also demonstrated that, for $f_{max}$ calculation and thermal noise and transient analyses, the distributed gate resistance can be divided by 3 and lumped into a single resistor in series with the gate terminal.

REFERENCES


---

Chaos, Torus and Synchronization from Three Coupled Relaxation Oscillators

Toshihichi Saito and Yoshiaki Matsumoto

Abstract—This paper analyzes fundamental phenomena from three coupled relaxation oscillators. The system nonlinearity is a piecewise linear hysteresis comparator and we can explicitly calculate the return map and its Lyapunov exponents. Then we clarify generation of chaos, 2-torus, 3-torus and various kinds of synchronizations. Also, a rough bifurcation diagram is given. It indicates that 3-torus is popular for weak coupling and chaos is popular for relatively strong coupling. Some of the phenomena are confirmed by laboratory measurements.

I. INTRODUCTION

Coupled oscillators are important to approach rich dynamics from large scale circuits and systems. They can exhibit various kinds of chaos, tori, periodicalities and related bifurcations [1]-[6]. Also, they deeply relate to artificial neural systems [7], [8], chaotic secure communication systems [9], [10] and so on. For continuous-time coupled oscillators [2]-[5], [9], there are some interesting results on fundamental synchronization phenomena. However, more complicated phenomena (e.g. chaos) have begun to be analyzed experimentally for up to four coupled oscillators [4], [5], [9]. Systematic analysis of dynamics from N coupled oscillators are very hard because of complex nonlinearity. We should focus on some simple three coupled oscillators and try to analyze its global dynamics.

This paper analyzes continuous-time three coupled relaxation oscillators. If the oscillator number is enlarged and if parameters are adjusted to have some equilibria, the system can operate as an efficient associative memory [8]. Then we consider the case where the three oscillators have different self-running frequencies and the cross coupling is uniform. Since the system nonlinear elements are

---

![Diagram](image-url)