EE215A Fall 14 B. Razavi HO #2

Why Analog?

- Naturally-occurring signals, e.g., voice and video, are analog.

- System and medium non-idealities often make it necessary to treat digital signals as analog:

o Data on a USB Cable



o Digital Wireless Communications



Analog Design Is Far From Dead



Nhy	is	analog	desi	gn	sucl	h a	big	d	lea	1?	,	
-											• • •	

- Entails more trade-offs than digital design:

	Digital	Analog				
speed	← → power	speed ←──→ power				

- More sensitive to noise and cross-talk.
- More sensitive to second-order effects in devices.
- More difficult to automate.

EE215A

Fall 14

- More difficult to model and simulate.
- More sensitive to process, supply voltage, temperature (PVT)

REVIEW OF MOS DEVICES

MOS Structure (NMOS)



- A piece of polysilicon with a width of W and length of L on top of a
- thin layer of oxide defines the gate area.
- Source and drain areas are heavily doped.
- Substrate usually tied to the most negative voltage.
- $Le_{ff} = L 2L_D$, where L_D is the side diffusion of source and drain.

B. Razavi

HO #2



MOS Symbols (Enhancement Type)



- MOS structure is symmetric.

- MOS devices have a very high input impedance.

MOS characteristics

- How does the device turn on and off?
- o What is the drain-source current when the device is on?

Threshold Voltage



For V_{GS} < V_{TH}, holes in substrate are repelled from gate area, leaving negative ions behind. (No current flows because no carriers are available.)
→ A depletion region forms under the gate.

EE215A B. Razavi Fall 14 HO #2

• For $V_{GS} \approx V_{TH}$, electrons are attracted to the interface under gate, establishing a "channel" for conduction. The channel is also called the "inversion layer."

• For $V_{GS} \approx V_{TH}$, depletion region under channel remains relatively constant, but the charge in inversion layer increases .

• Turn-on process not really abrupt, i.e., for $V_{GS} \approx V_{TH}$, $I_D > o. \rightarrow$ Subthreshold conduction (considered later).

• A helpful approximation: For $V_{GS} \approx V_{TH}$, there is only depletion region in the gate area; for $V_{GS} \approx V_{TH}$, the depletion region is constant and the inversion layer charge increases.

• A useful Lemma: If a conductor carries a constant current / and it has a charge density (charge

(a)



MOS I – V Characteristics



(b)

B. Razavi

HO #2

EE215A	B. Razavi
Fall 14	HO #2

• For V_{DS} > 0, the inversion layer charge is non-uniform:

$$Q_d(x) = WC_{ox}[V_{GS} - V(x) - V_{TH}]$$

Note that as we approach the end of the channel, the charge density falls.

• To find the current, multiply charge density by charge velocity. For a semiconductor:

The drain current is therefore given by

$$I_D = WC_{ox}[V_{GS} - V(x) - V_{TH}]\mu_n \frac{dV(x)}{dx}$$

subject to boundary conditions at the two ends of the channel. Thus,

 $\int_{x=0}^{L} I_D dx = \int_{V=0}^{V_{DS}} W C_{ox} \mu_n [V_{GS} - V(x) - V_{TH}] dx$

and hence,



Assumptions made:

- 1. One-dimensional structure
- 2. Constant mobility
- 3. Constant depletion layer charge



Each line represents an ohmic resistor of

R_{on} =

Thus, a MOS device can operate as a resistor whose value is controlled by V_{GS} (so long as $V_{DS} \ll 2$ ($V_{GS} \approx V_{TH}$):



• Note that the device can be on but have zero current, which occurs only if $V_{DS} = 0$.



6

EE215A	B. Razavi
Fall 14	НО #2

· Electrons reach a high velocity near the end of inversion layer and shoot into depletion region around the drain.

• Device has entered the "saturation region."



• In saturation region, I_D is independent of V_{DS} => device acts as a current source:

 $v_{b} \leftarrow H_{\underline{i}}^{\downarrow} I_{1} \Leftrightarrow \psi_{1} \qquad v_{b} \leftarrow H_{\underline{i}}^{\downarrow} v_{DD} \Leftrightarrow v_{L}$

Concept of Transconductance





EE215A Fall 14

B. Razavi HO #2





Conceptual Visualization



Other Phenomena





• As V_B becomes more negative, more holes can break loose from atoms under the gate area, leaving negative ions behind => depletion region can contribute more charge => inversion layer forms for larger V_G => threshold voltage ↑

$$V_{TH} = V_{TH0} + \gamma (\sqrt{2\Phi_F + V_{SB}} - \sqrt{2\Phi_F}) \quad \gamma = \sqrt{2q\epsilon_{si}N_{sub}}/C_{ox}$$

EE215A Fall 14 B. Razavi HO #2

2. Channel Length Modulation



• As $V_{DS}\uparrow,$ the width of depletion region between inversion layer and drain \uparrow => Effective channel length \downarrow = $I_D\uparrow$

$$I_D \approx \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$

3. Mobility Degradation with Vertical Field As $V_{GS} \uparrow$, vertical field \uparrow => carries travel closer to interface and experience more scattering => mobility falls:

4. Mobility Degradation with Lateral Field At high electrical fields, electrons experience substantial scattering from lattice and eventually travel at a constant velocity: $I = Q_d v$

Consequences of Velocity Saturation:

I. Drain current saturates before pinch-off => it's lower than predicted by square law.

II. Transconductance is relatively independent of current and channel length. Why?

EE215A Fall 14 B. Razavi HO #2

5. Subthreshold Conduction For V_{GS} near V_{TH} , I_D has an <u>exponential</u> dependence on V_{GS} :

$$I_D = I_0 \exp \frac{V_{GS}}{\zeta V_T}$$

if V_{DS} is greater than roughly 200 mV. This conduction is important in very large circuits, e.g., memories, because it results in finite stand-by current.



6. Temperature Effects The mobility and threshold voltage vary with temperature:



MOS Capacitances



Gate - Channel Cap.C1 =Gate - S/D Overlap Cap.C2 = C3 =Gate - Bulk Cap.C4 =

EE215A			
Fall 14			

B. Razavi HO #2

Source and drain junction caps consist of two components: sidewall and bottom plate. Each component can be expressed as:

$$C_j = C_{j0} / [1 + V_R / (2\Phi_F)]^m$$

where m is typically between 0.3 and 0.5. The device thus looks like this:



NOTE: Depending on the region of operation (off, triode, sat.), the equivalent capacitances between terminals assume different values.



Small-Signal Model

The model can be developed by perturbing the voltage difference between each two terminals and measuring each resulting current change.



11

EE215A Fall 14 B. Razavi HO #2

For body effect:

$$g_{mb} = \frac{\partial I_D}{\partial V_{BS}}$$

= $\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) (-\frac{\partial V_{TH}}{\partial V_{BS}})$

0.1

and hence:

$$g_{mb} = g_m \frac{\gamma}{2\sqrt{2\Phi_F + V_{SB}}}$$
$$= \eta g_m,$$

Complete Model:



SPICE MOS Model

The following parameters are the bare minimum SPICE needs to simulate circuits.

VTO: threshold voltage with zero V_{SB}	PB: source/drain junction built-in potential
GAMMA: body effect coefficient	MJ: exponent in CJ equation
PHI: $2\Phi_F$	MJSW: exponent in CJSW equation
TOX: gate oxide thickness	CGDO: gate-drain overlap capacitance per unit width
NSUB: substrate doping	CGSO: gate-source overlap capacitance per unit width
LD: source/drain side diffusion	JS: source/drain leakage current per unit area
UO: channel mobility	
LAMBDA: channel-length modulation coefficient	

CJ: source/drain bottom-plate junction capacitance per unit area CJSW: source/drain sidewall junction capacitance per unit length

Modern MOS models have several hundred parameters.

EE215A	B. Razavi
Fall 14	HO #2

Design in Deep-Submicron CMOS

It is difficult to represent deep-submicron devices by a square-law model. In actual design, we take a pragmatic approach:

(1) Construct I/V characteristics for a given W/L using simulations:



(3) Using simulations for $(W/L)_{REF}$, plot gm as a function of I_D :



(3) Based on the require current and tolerable Vds, scale the transistor width \rightarrow gm also scales.

ng S/D Fin Oxide n⁺ S Substrate

The Return of the Quadratic Monster

For nodes below 20 nm, FinFETs are replacing the planar MOS structure. These devices have nearly square-law characteristics!