

# ***Folding and Interpolating ADCs***

**Behzad Razavi**

**Electrical Engineering Department  
University of California, Los Angeles**

1


## **Outline**

---

- **Quantization as Collection of Zero Crossings**
- **Interpolation**
- **Folding**
- **Design Issues**

2

# Flash Architecture




## Issues:

- Input Capacitance
- Comparator Offset
- Power Dissipation
- Area and Routing
- Input Feedthrough
- Input-Dependent Delay
- Kickback Noise
- Sparkles (Bubbles)
- Metastability
- Clock Jitter and Dispersion


3

# Quantization as a Collection of Zero Crossings




4

## Interpolation



5


## Flash with 2X Interpolation



- Halves the number of preamps and the input cap.
- But does not reduce the number of latches.


6

## Reduction of DNL




7

## Folding 101




8

## More Details




9

## Implementation




10

## Complete 4-Bit ADC




11

## Interpolation with Folding



12


## Folding with Interpolation



- Can interpolate between I and Q outputs.
- Still need a coarse converter.

13

## 6-Bit Example



14

## Advantages of Folding


---

- Maintains the “one-step” nature of flash conversion.
- No need for interstage DAC, subtractor, residue amp
- Extracts information from zero crossings  
→ no need for “linear” processing
- Compact and efficient

15


## Problem of Nonlinearity

---




16

## Offset in Coarse Stage



17

## Problem of Ambiguity





18

# Folding Issues

- Frequency Multiplication at Folding Nodes
- Reduced BW at Folding Nodes
- Diff Pair Gm Mismatch
- Tail Current Mismatch
- Trade-Off Between Linearity and Gain

19


# Gm Mismatch



[Choe, JSSC, Feb. 01]

20

# Tail Current Mismatch



[Choe, JSSC, Feb. 01]