

# A 40-Gb/s Clock and Data Recovery Circuit in 0.18- $\mu\text{m}$ CMOS Technology

Jri Lee, *Student Member, IEEE*, and Behzad Razavi, *Fellow, IEEE*

**Abstract**—A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase detector. The oscillator is based on differential excitation of a closed-loop transmission line at evenly spaced points, providing half-quadrature phases. The phase detector employs eight flip-flops to sample the input every 12.5 ps, detecting data transitions while retiming and demultiplexing the data into four 10-Gb/s outputs. Fabricated in 0.18- $\mu\text{m}$  CMOS technology, the circuit produces a clock jitter of 0.9 ps<sub>rms</sub> and 9.67 ps<sub>p-p</sub> with a PRBS of  $2^{31} - 1$  while consuming 144 mW from a 2-V supply.

**Index Terms**—CDR circuits, demultiplexers, injection locking, oscillators, phase detectors, phase-locked loops.

## I. INTRODUCTION

CLOCK and data recovery (CDR) circuits operating at tens of gigabits per second pose difficult challenges with respect to speed, jitter, signal distribution, and power consumption. Half-rate 40-Gb/s CDR circuits have been implemented in bipolar technology [1], [2], but they require 5-V supplies and draw 1.6–5 W of power. (The work in [1] uses an external oscillator and 90° phase shifter.) On the other hand, the recent integration of 10-Gb/s receivers in CMOS technology [3] encourages further research on CMOS solutions for higher speeds, especially if it leads to low-voltage low-power realizations.

This paper presents the design and experimental verification of a 40-Gb/s phase-locked CDR circuit fabricated in 0.18- $\mu\text{m}$  CMOS technology. Realized as a quarter-rate architecture, the circuit incorporates a multiphase oscillator and a phase detector (PD) with inherent data retiming and 1-to-4 demultiplexing. Section II describes the design implications of the technology limitations, arriving at the CDR architecture. Section III deals with the design of each building block, and Section IV examines the effect of nonidealities. Section V summarizes the experimental results.

## II. CDR ARCHITECTURE

### A. General Considerations

We consider the technology limitations in the context of the full-rate deserializer shown in Fig. 1(a). The  $f_T$  of an nMOS transistor with  $L = 0.18 \mu\text{m}$  and  $V_{GS} - V_{TH} = 500 \text{ mV}$  is approximately equal to 50 GHz. If used in a differential pair, such a device bias requires a single-ended peak-to-peak input swing




Fig. 1. (a) Full-rate and (b) quarter-rate deserializer.

of about 700 mV to ensure relatively complete switching of the tail current, which is a value five times that necessary in bipolar counterparts. That is, a bipolar transistor having the same  $f_T$  allows much faster operation. In practice, current-steering flip-flops (FFs) in 0.18- $\mu\text{m}$  CMOS technology with a fanout of one fail at approximately 12 Gb/s even if large clock swings are used. Since broadband data is much more difficult to amplify than are narrowband clocks, this observation suggests relaxing the data path design in exchange for more stringent clock generation.

The speed of FFs can be improved by inductive peaking [4], but inductor parasitics in CMOS technology limit such an improvement to less than 40%, prohibiting even a half-rate CDR approach. More importantly, the large area consumed by inductors in at least four latches required for a half-rate phase detector [5] would make it difficult to route the 40-Gb/s data and the 20-GHz clock with reasonable skews (Section IV). Similarly, the first and second ranks of demultiplexing in Fig. 1(a) face severe speed limitations.

Another critical issue in Fig. 1(a) relates to the design of high-speed frequency dividers. Due to the limited capture range of CDR circuits, the oscillator must initially be locked to an external reference [3], requiring a feedback divider. Moreover, dividers are necessary for generating clock frequencies used in demultiplexing of the data. Typical divide-by-two circuits fail

Manuscript received April 1, 2003; revised June 24, 2003. This work was supported by the Semiconductor Research Corporation under Contract 98-HJ-640. The authors are with the Department of Electrical Engineering, University of California, Los Angeles, CA 90095-1594 USA (e-mail: razavi@icsl.ucla.edu). Digital Object Identifier 10.1109/JSSC.2003.818566




Fig. 2. CDR architecture.

at frequencies above 20 GHz in 0.18- $\mu\text{m}$  CMOS technology. Also, *LC* oscillators having a reasonable tuning range at 40 GHz present another challenge.

Let us now consider the deserializer shown in Fig. 1(b). Here, a quarter-rate CDR circuit inherently retimes and demultiplexes the data, obviating full-rate FFs and frequency dividers.<sup>1</sup> The sensitivity of the clock phase margin (jitter tolerance) to oscillator phase mismatches can be alleviated through the use of large devices and careful layout.

Design of a 40-Gb/s system in 0.18- $\mu\text{m}$  CMOS technology is motivated by two factors: 1) the mask and fabrication cost of the next generation (e.g., 0.13  $\mu\text{m}$ ) is substantially higher; and 2) many new techniques that relax the speed requirements here can be used in future generations to lower the power dissipation and complexity.

### B. CDR Architecture

The CDR circuit employs a quarter-rate architecture to relax the issues described above. Shown in Fig. 2, the circuit incorporates a multiphase voltage-controlled oscillator (VCO), a quarter-rate phase detector (PD), a voltage-to-current (*V/I*) converter, and a simple loop filter. The PD uses the half-quadrature phases provided by the VCO to sample the input data every 12.5 ps, thereby detecting data edges and determining whether the clock is early or late. Four of these samples fall in the center of the data eye, retiming and demultiplexing the 40-Gb/s input into four 10-Gb/s outputs. In the absence of data transitions, the *V/I* converter generates no output current, leaving the oscillator control line undisturbed. The circuit is fully differential, except for the oscillator control line.

With quarter-rate sampling, the FFs' hold time can be four times that required in full-rate operation, but their acquisition speed must still guarantee correct sampling of the input bits in less than 50 ps. The FF design described in Section III accomplishes this goal.

It is interesting to compare the quarter-rate architecture of Fig. 2 with a full-rate system in terms of power dissipation, hardware, and clock load capacitance. The PD of Fig. 2 employs 16 latches to perform phase detection, data retiming, and 1-to-4 demultiplexing, with each clock phase driving two latches. Depicted in Fig. 3, the full-rate counterpart incorporates seven latches in an Alexander PD [6], four latches in two




Fig. 3. Full-rate CDR and DMUX architecture.

cascaded divide-by-two circuits, and a minimum of nine latches in the demultiplexer, i.e., nine latches operating at full rate and eleven at half rate. Note that the full-rate clock drives the input capacitance of nine latches. Thus, the two architectures consume comparable power levels in their digital sections, but the latter presents a substantially larger capacitance to the full-rate clock.

## III. BUILDING BLOCKS

### A. VCO

The speed, jitter, and driving capability required of the oscillator point to the use of an *LC* realization. A number of multiphase *LC* oscillators have been reported. Coupled oscillators [8]–[10] operate away from the resonance frequency of the tanks so as to create the required phase shift, thus bearing a tradeoff between reliability of oscillation and the phase noise [10]. The multiphase oscillator in [11] drives transmission lines by a resistively-loaded gain stage, incurring energy loss in each cycle.

The multiphase oscillator introduced here is based on the concept of differential stimulus of a closed-loop transmission line at evenly-spaced points, as illustrated conceptually in Fig. 4(a) with two differential negative- $G_m$  cells. Approximated in Fig. 4(b) by lumped inductors and capacitors, the circuit consists of eight inductors forming a loop and four differential negative- $G_m$  cells driving diagonally opposite nodes. In the steady state, every two such nodes sustain a phase separation of  $180^\circ$ , thus providing  $45^\circ$  phase steps in between. Unlike the topologies in [9] and [10], this oscillator does not operate away from the resonance frequency. Also, in contrast to

<sup>1</sup>In applications requiring a full-rate recovered clock, a 40-GHz oscillator can be injection-locked to the 10-GHz VCO.




Fig. 4. (a) Proposed oscillator. (b) Half-quadrature implementation. (c) Modification of (b). (d) Realization of  $-G_m$  cell.

the design in [11], the transmission line requires no termination resistors, thereby displaying lower phase noise and larger voltage swings for a given power dissipation and inductor  $Q$ . Fig. 5 plots the phase noise of three 10-GHz half-quadrature oscillator topologies simulated in Spectre RF and designed with the same power dissipation and inductor  $Q$ . The proposed oscillator achieves at least 7-dB lower phase noise and twice the voltage swing.

The oscillation frequency of the circuit is uniquely given by the travel time of the wave around the loop. Noting that the phase velocity in a transmission line is equal to  $v = 1/\sqrt{L_o C_o}$ , where  $L_o$  and  $C_o$  represent the inductance and capacitance per unit length, respectively, we write the oscillation frequency of this topology as

$$f = \frac{1}{8\sqrt{LC}} \tag{1}$$

where  $L$  and  $C$ , respectively, denote the lumped inductance and capacitance of each of the eight sections.




Fig. 5. Simulated phase noise.

The topology of Fig. 4(b) necessitates long interconnects between the nodes and their corresponding  $-G_m$  cells. However, recognizing that diagonally opposite inductors carry currents

that are  $180^\circ$  out of phase, we modify the circuit as shown in Fig. 4(c), grouping inductor elements into differential structures and placing the  $-G_m$  cells in close proximity of the oscillator nodes. Exploiting the higher  $Q$  of differential inductors [12], the VCO incorporates the  $-G_m$  cell shown in Fig. 4(d), shaping the rising and falling edges by the pMOS transistors and hence lowering the upconversion of  $1/f$  noise [13]. The value of each differential inductor is 0.9 nH.

Each node in the oscillator is loaded by a MOS varactor. With the oscillation common-mode level set by the  $-G_m$  cells to around  $V_{DD}/2$ , the MOS varactors can go from the accumulation mode to the depletion mode, maximizing the tuning range. Unlike the design in [11], the VCO avoids external control and, hence, exhibits a high gain, approximately 1 GHz/V, thus necessitating a smaller ripple on the control line to obtain low jitter.

Each differential port of the VCO in Fig. 4(b) is buffered by an inductively-loaded differential pair. These buffers serve to: 1) isolate the VCO from the long interconnects going to the PD that would otherwise introduce greater uncertainty in the oscillation frequency; 2) generate voltage swings above the supply voltage, thus driving the FFs in the PD efficiently (Section III); and 3) isolate the VCO from the data edges coupled through the phase detector.

Device mismatches in the circuit of Fig. 4(c) yield nonuniform separations between adjacent VCO phases and, hence, static phase error in the CDR. Circuit simulations predict a phase mismatch of 0.22 ps for a 5% mismatch between the  $LC$  products in two adjacent tanks. Such a mismatch also shifts the oscillation frequency by 0.3%, which is an error well within the tuning range.

An interesting issue in the proposed VCO is that, due to symmetry, the wave may propagate clockwise rather than counterclockwise. In the present prototype, this effect is not observed, perhaps because the  $Q$  of the inductors is slightly higher when the current flows from the outer turns toward the inner turns. Nonetheless, to achieve a more robust design, a means of detecting the wave direction is necessary. Since nodes that are  $90^\circ$  apart in one case exhibit a phase difference of  $-90^\circ$  in the other case, an FF sensing such nodes at its data and clock inputs generates a constant high or low level, thereby providing a dc quantity indicating the wave direction.<sup>2</sup> As described in the next section, this result can be used to avoid corruption of data.

## B. Phase Detector

1) *Architecture*: The PD employs eight FFs to strobe the data at 12.5-ps intervals (Fig. 6). In a manner similar to an Alexander topology, the PD compares every two consecutive samples by means of an XOR gate, generating a high level if an edge has occurred. To determine the polarity of the phase error from three consecutive samples, the outputs of two XORs are applied to a  $V/I$  converter, which produces a net current if its inputs are unequal. In lock, every other sample serves as a retimed and demultiplexed output.

It is important to note that, in the absence of data transitions, the FFs generate equal outputs, and each  $V/I$  converter produces

<sup>2</sup>In practice, four FFs could be connected to the buffered outputs to equalize the loading, but they would consume a small power and present a small capacitance.




Fig. 6. (a) Quarter-rate phase detector. (b) Its waveforms.




Fig. 7. Simulated input/output characteristic of the PD together with the  $V/I$  converter.

a zero current, in essence presenting a tristate (high) impedance to the oscillator control. This is in contrast to other bang-bang topologies [7], [5] that continue to apply a high or low level to the VCO during long runs, creating a potentially high jitter.

The early-late phase detection method used here exhibits a bang-bang characteristic, forcing the CDR circuit to align every other edge of the clock with the zero crossings of data after the




Fig. 8. (a) Flip-flop. (b) Differential eye diagram at  $X$  and  $Y$ .

loop is locked.<sup>3</sup> In reality, the metastable behavior of the FFs leads to a finite PD gain, allowing the clock edges to sustain some offset with respect to the data zero crossings. Shown in Fig. 7 is the input/output characteristic of the PD together with the  $V/I$  converter, obtained by transistor-level simulations while the circuit senses a 40-Gb/s random data stream and eight phases of the 10-GHz clock. For a phase error  $\Delta\phi$  of less than  $\pm 2.5$  ps, the PD displays a relatively constant gain of  $100 \mu\text{A}/\text{ps}$ . With an ideal  $V/I$  converter, a finite phase difference would still lead to injection of a finite current into the loop filter (similar to an ideal integrator), forcing the loop to lock with a zero static phase error. The output resistance of the  $V/I$  converter, on the other hand, results in lossy integration, necessitating a small change in  $\Delta\phi$  as the control voltage varies from minimum to maximum. Nevertheless, simulations indicate that, with the present PD and  $V/I$  converter design, the static phase offset reaches 0.8 ps as the  $V/I$  output varies from near zero to near  $V_{DD}$ .

As mentioned in the previous section, the arbitrary wave direction in the oscillator yields two possible sets of phases, but a FF can detect the direction. Analysis of the PD and loop operation for the two possibilities reveals that in one case, the even-numbered PD outputs are metastable whereas in the other case, the odd-numbered outputs are. Thus, the dc level generated by direction detector FF can simply select and reroute the nonmetastable outputs to the next rank of demultiplexing.

2) *FF Design*: Even though the PD FFs operate with a 10-GHz clock, proper sampling of 40-Gb/s data still requires fast recovery from the previous state and rapid acquisition of

the present input. To this end, both a wide sampling bandwidth and a short clock transition time are necessary. Fig. 8(a) depicts the master-slave FF used in the phase detector. Here, nMOS switches  $M_1$  and  $M_2$  sample  $D_{in}$  on the parasitic capacitances at nodes  $X$  and  $Y$  when  $CK$  is high and isolate these nodes from  $D_{in}$  when  $CK$  is low. Since the minimum input common-mode (CM) level is dictated by the gate-source voltage of  $M_3$ - $M_4$  and the headroom required by  $I_{SS}$ , the sampling switches experience an overdrive voltage of only 0.5 V even if  $CK$  reaches  $V_{DD}$ , failing to provide fast sampling. This issue is remedied by setting the CM level of  $CK$  and  $\overline{CK}$  equal to  $V_{DD}$ , a choice afforded by inductively-loaded stages following the VCO core. The peak value of  $CK$  thus exceeds  $V_{DD}$  by 0.8 V, more than doubling the sampling speed of  $M_1$  and  $M_2$ .<sup>4</sup> The large clock swings also minimize the transition times.<sup>5</sup> As  $M_1$  and  $M_2$  turn off, their channel charge injection and clock feedthrough introduce a CM pedestal of 200 mV at the gates of  $M_1$  and  $M_2$ . Fig. 8(b) shows the simulated eye diagram at nodes  $X$  and  $Y$ .

With large clock swings available, the current switching in pairs  $M_5$ - $M_6$ ,  $M_7$ - $M_8$ , and  $M_9$ - $M_{10}$  is accomplished by gate control rather than conventional source-coupled steering. The proposed topology offers two advantages: 1) since the tail current source is removed,  $M_{11}$ - $M_{13}$  can be much narrower, presenting a smaller capacitance to the VCO buffer; and 2) since the drain currents of  $M_{11}$ - $M_{13}$  are not limited by a tail current source, these transistors experience class-AB switching,

<sup>4</sup>The small-signal bandwidth at the gates of  $M_1$  and  $M_2$  exceeds 55 GHz.

<sup>5</sup>The buffer transistors experience a peak drain-gate voltage of 2 V, slightly degrading the reliability.

<sup>3</sup>Whether the odd-numbered or even-numbered samples are metastable depends on the polarity of the feedback around the CDR loop.




Fig. 9. Output data for (a) conventional current-steering FF, (b) conventional current-steering FF with inductive peaking, and (c) proposed FF.




Fig. 10. Cherry-Hooper amplifier.

drawing a large current at the peak of the clock swing and providing greater voltage swings and a higher gain in the data path.

The coupling capacitors  $C_1$  and  $C_2$  in Fig. 8 can potentially occupy a large area and/or present a great bottomplate capacitance to the clock lines. To resolve this issue, these capacitors are realized as fringe structures [14] using metal-2 through metal-5 layers.

Fig. 9 compares the performance of the above FF with a standard current-steering topology consuming the same power and driven by the same clock swings with and without inductive peaking. Derived from simulations, the waveforms in Fig. 9(a)–(c) represent the 10-Gb/s output resulting from quarter-rate sampling of 40-Gb/s data. It can be seen that the proposed FF introduces much less intersymbol interference (ISI). The circuit can benefit from inductive peaking, but skew issues in the layout (Section IV) prohibit the use of inductors here.

The connection of the sources of  $M_{11}$ – $M_{13}$  to ground rather than to tail current sources can potentially corrupt the data in the presence of noise on the supply voltage of the VCO buffer. Simulations reveal that a 10-mV<sub>pp</sub> 1-GHz sinusoid on the supply increases the jitter at the output of the FF by 0.03 ps.

Each FF in the PD must drive an XOR gate. Furthermore, four of the FFs must also drive output buffers or subsequent stages of demultiplexing. To avoid systematic delay mismatches resulting from loading disparity, all FFs are immediately followed by a Cherry-Hooper amplifier (Fig. 10) [15], tapered up in driving capability by a factor of 1.5 from  $M_1$ – $M_2$  to  $M_3$ – $M_4$ .




Fig. 11. XOR gate and  $V/I$  converter.

3) *XOR Gate and  $V/I$  Converter*: The XOR gates used in the PD must exhibit symmetry with respect to their two inputs and operate with a low supply voltage. Shown in Fig. 11 along with the  $V/I$  converter, the XOR gate is a modified version of that in [16], with transistors  $M_2$  and  $M_3$  forming local positive feedback loops and avoiding the reference voltage necessary in the earlier realization [16].

The  $V/I$  converter copies the output current of the XOR, providing nearly rail-to-rail swings for the oscillator control line. Unlike charge pumps,  $V/I$  converters need not switch after every phase comparison and are, therefore, free from the dead-zone issue.

## IV. EFFECT OF NONIDEALITIES

### A. Staggered Outputs

In order to save power and minimize the clock load capacitance, the PD uses only one FF in each data sampling path. As a result, the outputs of consecutive FFs in Fig. 6(a) are staggered by 12.5 ps, failing to provide the instantaneous phase-error information simultaneously. Since the low-pass filter extracts the average value of the  $V/I$  output, the CDR loop still locks properly, but the misalignment creates ripple on the oscillator control line.

To estimate the jitter resulting from this effect, we consider the worst case, illustrated in Fig. 12, where only half of the PD is shown for the sake of clarity. Assuming a run of at least seven zeros before sample 1, we observe that sample 2 drives both  $X_1$  and  $X_2$  high, still generating  $I_1 = 0$ . At sample 3,  $X_2$  goes low,  $X_3$  goes high, and both  $I_1$  and  $I_2$  assume their maximum value. This condition holds for 87.5 ps, leading to a peak jitter of

$$\Delta T = \frac{T}{2\pi} K_{VCO} \int_0^{87.5 \text{ ps}} (I_1 + I_2) R_p dt \quad (2)$$




Fig. 12. Effect of staggered outputs.




Fig. 13. (a) Layout of input lines. (b) Skews resulting from group velocity. (c) Modulation of input data.

where  $T$  denotes the oscillation period, and the VCO delay<sup>6</sup> and the change in the voltage across  $C_p$  are neglected. In this design,  $K_{VCO} \approx 2\pi \times 1 \text{ Grad/s/V}$ ,  $I_1 = I_2 = 0.5 \text{ mA}$ , and  $R_p < 10 \Omega$ , yielding  $\Delta T < 0.1 \text{ ps}$ . Note that for larger run lengths, the above integration still takes place for 87.5 ps.

**B. Finite Group Velocity**

The performance of the PD is also influenced by the finite group velocity of the 40-Gb/s input data as it travels from one end of the FF array to the other end.<sup>7</sup> As shown in Fig. 13(a), the input data flows on differential microstrip lines made of metal-6 on top of a metal-1 ground plane. The microstrip lines are designed to have a 100- $\Omega$  differential characteristic impedance with the input capacitance of the FFs included. This capacitance

lowers the line group velocity to about 40% of the speed of light, resulting in a skew of nearly 2.9 ps between the inputs of the first and last FFs.

As shown in Fig. 13(b), the sampled zero crossings of the data before locking are shifted to the left by 0.75, 1.5, and 2.25 ps. However, upon lock, the loop tries to minimize the dc level generated by these samples, shifting the first sample to the right by 1 ps and the last to the left by 1 ps. This is equivalent to periodic phase modulation of the input by  $\pm 1 \text{ ps}$  at a rate of 10 GHz [Fig. 13(c)]. Fortunately, the limited bandwidth of the CDR rejects this jitter. Nonetheless, a skew of 1 ps is introduced in the sampling points.

Note that if the FFs use inductive peaking, the 32 inductors required in the PD would increase the distance between the first and last FF to several millimeters and the skew to 10–15 ps. In that case, the jitter tolerance of the circuit would be heavily compromised.

The linear placement of the PD FFs inevitably introduces some skew in the routing of the clock phases. However, the

<sup>6</sup>A VCO having a resonator quality factor of  $Q$  takes roughly  $Q$  cycles to change its frequency in response to a step on the control voltage.

<sup>7</sup>Unlike the diagram in Fig. 6(a), the eight FFs are actually laid out in a row to allow easier clock distribution.




Fig. 14. Chip micrograph.


much narrower width of the clock lines and the absence of a ground plane under them result in a greater group velocity and negligible clock skew.

## V. EXPERIMENTAL RESULTS


The CDR circuit has been fabricated in a  $0.18\text{-}\mu\text{m}$  CMOS technology. Fig. 14 shows a photo of the die, which measures  $1.0 \times 1.4\text{ mm}^2$ . The spirals employ a linewidth commensurate with electromigration limitations ( $\sim 2\text{ mA}/\mu\text{m}$  for metal-6). The input and output are designed as  $50\text{-}\Omega$  microstrip structures consisting of metal-6 atop metal-1, and skews are minimized through symmetry in layout. The circuit is tested on a high-speed probe station with a  $40\text{-Gb/s}$  Anritsu random data generator providing the input.

Shown in Fig. 15 are the VCO tuning characteristic and free-running spectrum. The VCO provides a tuning range of  $1.2\text{ GHz}$ <sup>8</sup> with a phase noise of  $-105\text{ dBc/Hz}$  at  $1\text{-MHz}$  offset. The  $Q$  of the differential inductors used in the VCO is estimated as follows. In the measurement, the oscillator output is monitored on a spectrum analyzer while the tail current of the  $-G_m$  cells is reduced so as to place the circuit at the edge of oscillation. Next, the tail current thus obtained is used in the simulation and the equivalent parallel resistance of each inductor  $R_p$  is lowered until the circuit fails to oscillate. For such value of  $R_p$ , we have  $Q = R_p/(L\omega)$ . Yielding  $Q = 6.5$ , this technique of course assumes that the value of the inductor and oscillation frequency are predicted accurately. Note that other oscillator parameters such as phase noise and output swing are also functions of  $Q$ , but it is much easier to place the circuit at the edge of oscillation than to calculate the  $Q$  from phase noise or output swing measurements.

Fig. 16(a) depicts the CDR input and output waveforms under locked condition in response to a pseudorandom sequence of length  $2^{31} - 1$ . The bit-error rate (BER) is measured using the setup shown in Fig. 16(b), where a high-speed 4-to-1 multiplexer sensing two relatively uncorrelated binary sequences generates a  $40\text{-Gb/s}$  stream. One of the demultiplexed channels produced by the CDR circuit corresponds to channel




(a)




(b)

Fig. 15. VCO. (a) Tuning range. (b) Free-running spectrum.



(a)



(b)

<sup>8</sup>In a redesign, the VCO inductors must be reduced by approximately 10% to raise the center frequency to  $10\text{ GHz}$ .

Fig. 16. (a) Input and output waveforms. (Horizontal scale:  $50\text{ ps/div}$ , vertical scale:  $100\text{ mV/div}$ .) (b) BER test setup.

TABLE I  
CDR PERFORMANCE SUMMARY

	[1]	[2]	[11]	This Work
Input Data Rate	40 Gb/s	40 Gb/s	10 Gb/s	40 Gb/s
Output Data Rate	2 x 20 Gb/s	4 x 10 Gb/s	2 x 5 Gb/s	4 x 10 Gb/s
Rec. Clock Jitter	0.8 ps,rms (With $2^7-1$ PRBS)	0.7 ps,rms (With $2^{23}-1$ PRBS)	1.2 ps,rms (With $2^{31}-1$ PRBS)	0.9 ps,rms (With $2^{31}-1$ PRBS)
Power Diss.	1.6 W	4.3 W	360 mW	144 mW
BER	N/A	$10^{-10}$	0	$10^{-6}$
Sensitivity (single-ended swing)	400 mV	N/A	N/A	400 mV
Supply Voltage	5 V	5 V	1.8 V	2 V
Area	0.9 mm x 0.9 mm	3 mm x 3 mm	1.9 mm x 1.5 mm	1.0 mm x 1.4 mm
Technology	50-GHz Bipolar (Uses external VCO & divider)	72-GHz SiGe	0.18- $\mu\text{m}$ CMOS	0.18- $\mu\text{m}$ CMOS




Fig. 17. Clock jitter measurement (horizontal scale: 5 ps/div for both histograms).

1 and is applied to the BER tester.<sup>9</sup> The resulting BER is equal to  $10^{-6}$ . As observed in Fig. 16(a),  $D_{\text{out}}$  experiences some ISI due to the limited bandwidth of the output buffers, possibly degrading the BER. Other sources of the high BER relate to noise pickup in the probe station and static phase errors in the PD.

Fig. 17 shows the recovered clock, suggesting an rms jitter of 1.756 ps and a peak-to-peak jitter of 9.67 ps. However, as shown in the inset, the oscilloscope itself suffers from rms and peak-to-peak jitters of 1.508 and 8.89 ps, respectively. Thus, the CDR output contains a jitter of 0.9-ps rms and at most 9.67-ps peak-to-peak.<sup>10</sup> The jitter transfer and tolerance have not been

<sup>9</sup>This arrangement may be somewhat optimistic in that the multiplexer output does not contain long runs.

<sup>10</sup>It is unclear whether and how the peak-to-peak values can be subtracted.

measured due to lack of necessary equipment.<sup>11</sup> The performance of this work and some other previously published CDR circuits is summarized in Table I.<sup>12</sup>

## VI. CONCLUSION

This work demonstrates the potential of standard CMOS technology for CDR circuits operating at tens of gigabits per second. The proposed oscillator, PD, and FF topologies resolve a number of circuit and architecture issues. Furthermore, the use of inductors boosts the raw speed of the technology considerably. In addition to a high speed, this CDR circuit achieves a power dissipation that is substantially lower than that of previous work.

## REFERENCES

- [1] M. Wurzer *et al.*, "A 40-Gb/s integrated clock and data recovery circuit in a 50-GHz  $f_T$  silicon bipolar technology," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1320–1324, Sept. 1999.
- [2] M. Reinhold *et al.*, "A fully integrated 40-Gb/s clock and data recovery IC with 1:4 DEMUX in SiGe technology," *IEEE J. Solid-State Circuits*, vol. 36, pp. 1937–1945, Dec. 2001.
- [3] J. Cao *et al.*, "OC-192 receiver in standard 0.18  $\mu\text{m}$  CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2002, pp. 250–251.
- [4] H. Knapp *et al.*, "25 GHz static frequency divider and 25 Gb/s multiplexer in 0.12  $\mu\text{m}$  CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2002, pp. 302–303.
- [5] J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," *IEEE J. Solid-State Circuits*, vol. 36, pp. 761–768, May 2001.
- [6] J. D. H. Alexander, "Clock recovery from random binary data," *Electron. Lett.*, vol. 11, pp. 541–542, Oct. 1975.
- [7] M. Soyuer *et al.*, "A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology," *IEEE J. Solid-State Circuits*, vol. 28, pp. 1310–1313, Dec. 1993.

<sup>11</sup>Integration of the phase noise of the recovered clock from  $-5$ -MHz offset to  $+5$ -MHz offset yields an rms jitter of 0.85 ps.

<sup>12</sup>The power dissipation noted here for the design in [2] excludes their limiting amplifier and frequency detector contribution and was obtained through private communication with the author of [2].

- [8] J. Kim and B. Kim, "A low phase-noise CMOS LC oscillator with a ring structure," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2000, pp. 430–431.
- [9] J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with frequency detection," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2001, pp. 78–79.
- [10] T. P. Liu, "A 6.5 GHz monolithic CMOS voltage-controlled oscillator," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 1999, pp. 404–405.
- [11] J. E. Rogers and J. R. Long, "A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18  $\mu\text{m}$  CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2002, pp. 254–255.
- [12] M. Danesh *et al.*, "A Q-factor enhancement technique for MMIC inductors," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, Apr. 1998, pp. 217–220.
- [13] A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE J. Solid-State Circuits*, vol. 33, pp. 179–194, Feb. 1998.
- [14] O. E. Akcasu, "High-capacity structures in a semiconductor device," U.S. Patent 5 208 725, May 1993.
- [15] E. M. Cherry and D. E. Hooper, "The design of wideband transistor feedback amplifiers," *Proc. Inst. Elect. Eng.*, vol. 110, pp. 375–389, Feb. 1963.
- [16] B. Razavi *et al.*, "Design techniques for low-voltage high-speed digital bipolar circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 332–339, Mar. 1994.



**Jri Lee** (S'03) received the B.Sc. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 1995 and the M.S. and Ph.D. degrees in electrical engineering from the University of California at Los Angeles (UCLA), both in 2003.

He was with Academia Sinica, Taipei, Taiwan, from 1997 to 1998. From 2000 to 2001, he was with Cognet Microsystems, Los Angeles, CA, and subsequently with Intel Corporation, where he worked on SONET OC-192 and OC-48 transceivers.

His research interests include broadband data communication circuits, wireless transceivers, phase-locked loops and low-noise broadband amplification, A/D and D/A converters, modeling of passive and active devices in deep-submicron CMOS technologies, high-speed I/Os, and low-power circuit designs.



**Behzad Razavi** (S'87–M'90–SM'00–F'03) received the B.Sc. degree in electrical engineering from Sharif University of Technology, Tehran, Iran, in 1985 and the M.Sc. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1988 and 1992, respectively.

He was an Adjunct Professor at Princeton University, Princeton, NJ, from 1992 to 1994, and at Stanford University in 1995. He was with AT&T Bell Laboratories and Hewlett-Packard Laboratories until 1996. Since September 1996, he has been an

Associate Professor and subsequently Professor of electrical engineering at the University of California, Los Angeles. He is the author of *Principles of Data Conversion System Design* (New York: IEEE Press, 1995), *RF Microelectronics* (Englewood Cliffs, NJ: Prentice-Hall, 1998), *Design of Analog Integrated Circuits* (New York: McGraw-Hill, 2001), *Design of Integrated Circuits for Optical Communications* (New York: McGraw-Hill, 2002), and the editor of *Monolithic Phase-Locked Loops and Clock Recovery Circuits* (New York: IEEE Press, 1996). His current research includes wireless transceivers, frequency synthesizers, phase-locking and clock recovery for high-speed data communications, and data converters.

Dr. Razavi received the Beatrice Winner Award for Editorial Excellence at the 1994 ISSCC, the Best Paper Award at the 1994 European Solid-State Circuits Conference, the Best Panel Award at the 1995 and 1997 ISSCC, the TRW Innovative Teaching Award in 1997, and the Best Paper Award at the IEEE Custom Integrated Circuits Conference in 1998. He was the corecipient of the Jack Kilby Outstanding Student Paper Award at the 2002 ISSCC. He served on the Technical Program Committee of the International Solid-State Circuits Conference (ISSCC) from 1993 to 2002. He has also served as Guest Editor and Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, and the *International Journal of High Speed Electronics*. He is recognized as one of the top ten authors in the 50-year history of ISSCC. He is also an IEEE Distinguished Lecturer.